

MICROPROCESSOR AND C PROGRAMMING

(16SMBEPH2)

(Brief notes for reference)

BY

Dr. V. S. Kumar

Assistant Professor

Department of Physics

Swami Dayananda College of Arts and Science

Manjakkudi

Note: Students are instructed to refer book for study and reference respectively for further elaborate points as prescribed by the University.

UNIT: 1

BASICS OF DIGITAL COMPUTER.

1) COMPONENTS OF DIGITAL COMPUTER :-

HISTORY :-

In 1623, the mechanical machines are used for some arithmetic operation.

Blaise Pascal 1642 used a mechanical adding machine.

In 1671 Gottfried Leibniz made an automatic multiplication and division machine.

In 1823 Charles Babbage made a multi-step machine.

In 1930 1st digital computer was introduced.

Evolution of digital computer :-

In 1946 ENIAC the digital computer was built.

In 1946 (von Neumann).

GENERATION OF COMPUTERS :-

1st generation \Rightarrow 1946-1954 \Rightarrow Electric valves

\Rightarrow IBM701, 709, UNIVAC1 \Rightarrow Assembly language

Eg: lang.

2nd generation \Rightarrow 1955-1964 \Rightarrow Transistors

\Rightarrow IBM620, IBM7090 \Rightarrow High level language

Eg:

3rd generation \Rightarrow After 1965 \Rightarrow ICs \Rightarrow IBM370,

\Rightarrow CDC7600 \Rightarrow MP programming.

4th generation \Rightarrow MP.

Now-a-days - for the operation of the system silicon technology can be replaced by gallium arsenide.

Due to the speed of electron in secondary one.

It is five times faster.

DIGITAL COMPUTER :-

A digital computer is a programmable machine specially designed for computing purpose.

✓ A micro computer is a small digital computer.

A hardware include electronic, magnetic, mechanical devices.

COMPONENTS:

CPU

Memory

I/O devices

2m PROGRAMME:

A set of sequence of instruction to perform a particular task.

2m SOFTWARE:

software is a set of programme.

2m PERIPHERALS:

Parts of input output and memory units.

2m FIRMWARE:


A program or set of programmes stored in read only memory (ROM) and other devices.

Eg: monitor, editor, interpreter.

(change mark to 7/66).

2m

BLOCK DIAGRAM :-




Note :-

cpu of a microcomputer is a microprocessor.


a microcomputer is a small digital computer.

CPU : CENTRAL PROCESSING UNIT :-




ALU \Rightarrow Arithmetic Logic Unit.

Formal structure of microcomputer :-



TYPICAL ORGANISATION ?



Difference between microcomputer and microprocessor :-

Microprocessor is one component of microcomputer.

Microcomputer is a complete computer.

In microcomputer CPU functions are performed by microprocessor.

semiconductor memory //

It is the main memory element of a microcomputer-based system & is used to

store program and data. It stores location of
ROM - Read Only Memory. Inform: permanently
thus semiconductor devices are referred as primary
It is a non-volatile permanent memory.
storage. It cannot lose data when power is cut off.

It has a random access property

It contain assembler, compiler,
monitor, debugging package, other
permanent programmes.

It is used for sine, cosine,
square root, log etc.

users can not write anything
only they can read.

they are simple cheap dense.

PROM - Programmable Read Only Memory:

PROM - programmable Read only ^{devices}

memory. The contents of unprogrammed PROM the
data is made up entirely of 1's.
The contents of a PROM is
decided by the user.

The user can write permanent
programmes in a PROM.

The programmer uses the PROM
content is referred to as PROM programmer.

ROM
contents
programmed
by IC
manufacturer
It can't
erase and
not write
in ROM
means it
manufacturer
programmed
ROM.

means
of writing
data to
PROM
equip
ment
PROM
burner.

EPROM - Erasable programmable Read only Memory.

The contents are erased by exposing EPROM to high intensity, short wave UV light for 10 to 20

an UV source with wavelength of 2537 \AA unit is used.

process of changing the content is non-convenient. The unit has to be removed from the board for exposure to UV source.

User cannot erase the content of a single memory because entire memory will be erased.

They are cheap reliable and widely used.

E²PROM :-

Electrically Erasable programmable read only memory \Rightarrow E²PROM.

They need not be erase from a microcomputer board for erasing.

The change in the content is made in milli second.

About 10 millisecond is required to write each byte.

A single byte of data or entire data can be erased in 10 millisecond.

RAM - Random Access Memory:

RAM - Random Access memory

this memory is volatile.

when the power is turned off the content will be destroyed.

Two types are available in this memory.

Static Ram - (memory)

Static RAM is made up of flipflops.

Dynamic Ram:

Dynamic memory is made up of

MOS transistor - gates. It stores like a charge.

The large number of transistor gate can be placed on a memory chip

It has high density.

Dynamic memory is faster than static memory.

External Organisation :-

As we know, the data is stored in memory cells called bits.

Many chips as a total number of N bits each having unique address.

(Each bit will have different data.)

The address of bit ranges from 0 to $(N-1)$ bits.

For reading a bit the address of bit is referred to the memory.

The memory does the work by reading the content of this address and give it on output pin.

NOTE :-

If content is to be written at a particular address. The chip is supplied with 1) 1 bit to be written

2) Address at which it is to be written.

3) A signal indicating that a write operation on the system to

be performed.


organisation has \rightarrow bit, byte, nibble
(high) (four)

8 bit = 1 byte.

$N \times 4$ bit \Rightarrow nibble organisation.

5M

RAM - TYPICAL CONFIGURATION :-



Address Input

* All memory chips will have pins on which the address of the bit to be read or write is to be supplied.

* According to memory size, the number of pins are available.

Eg: In a 2K byte memory it has 11 address input (I/Os) (A₀ to A₁₀)

Here, A₀ is LSB

A₁₀ is MSB

* For a larger chip (16k), the addresses are split into some divisions.

The address input pins is under address multiplexing.

Read and write Inputs:

In some chips there is only one input to indicate the read or write operation instead of two inputs.

Eg: 2142 RAM. In this model we is a single pin which with read and write operation.

For read operation the input is high. For write operation the input is low.

chip enable or disable?

Before any operation the chip must be in an active position and hence, it is initially enabled by activating the input.

Data Input & output

However, for an EPROM or PROM data is input at the pins. As these are as the output which are provided for data input to the chip. In write operation and data output from the chip in read operation.

output disable input:

This is provided on many chips for enabling the data read from the memory on to the data pins.

After selecting the chip CS is also selected before data can be read from the output pins.

Power supply input:

All chips required input of power supply as denoted by V_{cc} .

Mostly it is 5 volt (V_{cc}).

Other control input/output signal:

i) Address latching

In some chips input is provided at the falling (or) raising edge.

of which the chip latches the address available on its address pin.

* After the address has been latched inside the chip. The external address on address pins is no more used.

ii) Ready Output :-

* After the chip selection this goes low and ALE input is active.

* If it goes high at rising edge of the next cycle. This output can be used by some microprocessors to extend the microcycle.

iii) Address Strobe :-

In chips requiring address multiplexing strobe inputs are provided.

Using these inputs the chip is informed if LSB or MSB of the address have been placed in address pin.



Microprocessor Architecture: UNIT-2


8085 is an 8 bit microprocessor, available as a 40 pin - dual inline package.

The data bus is 8-bit wide which implies that 8 bits of data can be transferred to or from 8085 processor parallelly.

There are 8 pins which are dedicated to transmit 8 MSB bits of memory address.


The LSB of 8 bit of address are extracted on the 8 lines on which data is transmitted. Thus, the data and a part of the address are transmitted over a set of shared lines. This is known as multiplexing.

Hence, 8085 has 16 bit address transmission capability.



2¹⁶ Memory locations can be addressed by 8085.

Each location is a 8-bit of data is transferred in parallel between the 8085 and the memory. So, 8085 can address for 64 KB of memory.



are separated into 8 bits for individual bits of the processor must be in order and other must be in memory or registers.

PARTS:-

1) Accumulator

2) ALU

3) Registers

4) SP

5) PC

6) Inc/Dec Address latch

7) Address Buffer. → The content stored in SP and PC is located in Ad. Buf and Ad. data buffer to commu. with CPU. These memory & I/O chips connected to data / Address Bus. These buses, the CPU can exchange desired data with mem. & I/O chips.

8) Instruction Register. → 8-bit reg. when an instr. is fetched from memory then it

9) Instruction Decoder. → stored in Instr. Reg. Instr. decoder decodes the info present in Instr. Reg.

10) Timing and ctrl

11) Flag Flipflop

12) Interrupt ctrl

13) Serial I/O ctrl. → It ctrl's serial data commu. by using these 2 instr. 8 pin and 50D.

1) ACCUMULATOR

There is one 8 bit register known as Accumulator. It is connected to internal data bus and ALU.

It is used in various arithmetic, logical operations. I/O & Load/Store operations.

Eg: Addition of two 8-bit integers one of the operands must be in A and other must be in memory or another registers.

ALU:

All arithmetic and logic operations are performed.

Eg: Addition, subtraction, logical AND, logical OR etc..

REGISTERS:

As we know, the various registers (A, B, C, D, E, H, L) SP, PC having different memory locations. Each holds 8-bit data.

Register can be used for temporary storage and manipulation of data and instruction. Data will be stored till it is send to the memory or input/output devices.

Other than, the A, B, C, D, E, H, L registers we have instruction registers, status registers, temporary registers etc.

PC \Rightarrow Programme Counter.

For the sequential execution of instructions the 16 bit register can be used. It is also known as memory pointer.

The function of programme counter is to point the memory address from which the next byte is to be fetched.

When 8-bit is being fetched, the programme counter is incremented by one point to the next location.

SOP Stack pointer

It is used by the programmer to maintain a stack LIFO in the memory. It holds the address of stack top.

It is used to save the content of a register during execution, like stack which is always $++/--$ during push & pop operations.

Flag Register

i) carry (C)

ii) zero (Z)

iii) sign (S)

iv) parity (P)

v) auxiliary carry (AC)

It is an 8-bit register having five bits flip flops which holds either 0 or 1 depending upon the result stored in accumulator.

Carry - This status flag holds carry out of the MSB resulting from the execution of an arithmetic operations.

If there is a carry from addition or subtraction (borrow) or comparison the CS flag is set to one otherwise zero.

Zero (Z) A zero status flag is set to one if the result of arithmetic or logical operation is zero. Eg:
$$\begin{array}{r} 11 \\ 11 \\ \hline 10 \end{array}$$

For non-zero result it is zero.

Sign (S)


The sign status flag is set to one if the MSB of the result of an arithmetic or logical operation is one otherwise zero.

Parity (P)

This is set to one when the result of the operation contains even number of ones and it is zero when it is odd number of ones.

Auxillary carry (AC) :

This holds carry out of bit 3-4 resulting from the execution of an arithmetic operation.



Data bus - Address bus

Intel 8085 is a 8-bit microprocessor.

Its data bus is 8-bit wide. so

8 bit of data can be transmitted in parallel from (or) to the microprocessor.

Intel 8085 requires a 16-bit wide address bus as the memory addresses are of 16-bit

The 8 MSB of the addresses are transmitted by the address bus (A₈-A₁₅).

The 8 LSB of addresses are transmitted by the address or data bus.

(A₀-A₇)

The data and address are transmitted at different moment by bus. At a particular time it transmits data or address (time shared mode). This is called multiplexing.

8-bit is initially transmitted by microprocessor

Then, 8 LSB of address is latched.


so that, complete 16-bit addresses remains available for further operation.

Now, 8-bit AD bus becomes free and it is available for data transmission.



MEM

Pin Configuration of 8085



1) Ar - A15 (16 pin)

These are the address bus and used for the MSB of the memory address (e.g.) 8-bits of input/output address.

2) AD0 - AD7 (8 pin)

Multiplexed address. Address, data bus used for MSB of 8-bits of memory address (e.g.) [I/O] address during first clock cycle of memory cycle. They are used for data during second and third cycle.

3) ALE (1 pin)

It goes high when first clock cycle of a machine cycle and enables the MSB bits of the address to be latched into peripherals.

4) IO/M (1 pin)

It is a status signal which distinguishes ~~operations~~ of the

address R_0 for memory (0) I/O.

when it is 1 the address on the address bus is for I/O devices. when it is (zero) the address on the address bus is for memory.

5) RD, WR, CS (3 pins)

CS	S1	S0	operation
0	0	0	Halt.
0	0	1	write.
0	1	0	read.
1	1	1	Fetch.

6) RD (1 pin)

Signal to control read operation.

7) WR (1 pin)

Signal to control write operation.

8) SD (1 pin)

It is a data line for serial

input.

The data on the line is loaded into the bit of the accumulator. when RIM instruction is executed.

9) RD (O/P)
It is a data line for serial output.
The ^{bit} #th of accumulator is outputted.

When SIM instruction is executed.

10) READY (I/P)

It is used by microprocessor to sense if the peripherals is ready, to transfer data (can) not.

If READY is 1 peripheral is ready. If READY is 0 then the microprocessor has to wait till READY becomes 1.

11) CLK (O/P)

CLK output for user. This can be used for other digital IC's. It's frequency is same at which the processor operates.

12) HOLD (I/P)

This implies that another master is requesting the use of RD BUS. Having received a HOLD request the microprocessor relinquishes the use of the buses, as

soon as the current machine cycle is completed.

The processor regains the bus after HOLD removal.

HOLD (O/P)

Signal for HOLD acknowledgement. After HOLD is removed HOLD is zero.

RST 5.5, RST 6.5, RST 7.5

These interrupts when an interrupt is recognized the next inspection is executed from a fixed location in the memory.

RST 7.5, 6.5 and 5.5 are the restart interrupts.

They cause an interrupt restart to be automatic one.

Each of them has a programmable

mask.

TRAP (I/P)

This has the highest priority among interrupts. It is a non-maskable interrupt.

It is unaffected by any mask.

INTR (TIP)

It is an interrupt signal. So, the above priority shows the lowest grade for this pin. It goes high the PC, does not increment its content.

The microprocessor suspends, if normal sequence of instructions. After completing the instruction at hand it goes to call the instruction. The INTR line is sampled in the last state of the last machine cycle of an instruction.

The microprocessor acknowledges the interrupt signal and issues an INTRA signal. The INTR is enabled or disabled by software. An interrupt issue by I/O devices to transfer data to the microprocessor without the wastage of time.

INTRA (C/P)

Interrupt acknowledgment sent by the microprocessor after the INTR is received.

INM

Timing and control unit stabilizes. The microprocessor enters a loop for beginning the fetch operation the next

the next instruction and execution is the further step.

The two tasks of fetching and executing instructions are sequentially executed by the microprocessor will power is off.

These two tasks are sequential in nature. (Only one instruction is dealt with during a certain time slot) Each of these fetch and execute are performed in time slot of fixed (or) varying length.

The FC operation is performed in a time slot of fixed length whereas, easy EC-operation execute cycle.

The EC operation require variable with time slot. The length being dependent on the instruction to be executed, therefore, instruction cycle is equal to fetch cycle + execute cycle.

$$ITC = FC + EC \quad (211)$$

Fetch cycle 3-

From the memory the instruction byte containing the operation code can be brought to microprocessor.


Note that the instruction itself may be more than 1 byte long containing data or operand address.

Programme counter register within the microprocessor keeps track of the address of the next instruction to be executed.

EXECUTIVE CYCLE :-

...

The time required for an execute cycle depends on the instruction type. If the instruction is only a byte long the operands are in the general purpose registers. Then, only the decoding and execute operation are performed.




Addressing mode 5-

The addressing mode specifies a rule for interpreting (211) modifying

the address field of the instruction. Because, it is to be done before the operand is actually selected.

systems used addressing mode technique for the purpose of accomplishing one or both of the provisions

Format:



BASIC OPERATIONS OF THE CYCLE:

- 1) Fetch the instruction from the memory.
- 2) Decode the instruction.
- 3) Execute the instruction.
- 4) An instruction may have more than one address field and each address field may be associated with its particular addressing mode.

There are two modes,

- 1) Implied mode.
- 2) Immediate mode.

IMPLIED MODE:

In this implied mode, the operands are specified implicitly in the definition of the instruction.

Eg: CMA \Rightarrow COMPLEMENT ACCUMULATOR.

All registers reference instruction that use an accumulator are implied mode instructions.

IMMEDIATE MODE:

An immediate mode instruction has an operand field rather than an address field.

The address field of an instruction may specify either a memory word or a processor register.

When the address field specifies a processor register, the instruction is said to be in the register mode.

REGISTER MODE:

In this register mode, the operands are in register that reside within the CPU.

The particular register is selected from a register field in the instruction.

Eg: CMPR \Rightarrow compare Register with accumulator.

MOV
ADD

REGISTER INDIRECT MODE :-

The selected register contains the address of the operand rather than the operand itself. Before using a register in indirect mode, instruction the programmer must ensure that the memory address of the operand is placed in the processor register, with a previous instruction.

Eg: LDR R0, [R0] ; R0 is altered to

the accumulator in the first instruction, address is specified for an operand indirectly, after the address the operand can be identified. [The data can be stored

in a particular register when for a particular address considering a table of data in memory.]

To distinguish the various addressing modes it is essential to differentiate the address part of the instruction and the effective address used by the control when executing the instruction.

EFFECTIVE ADDRESS :-

Effective address is defined as the memory address obtained from the computational dictated by the given addressing mode.

DIRECT ADDRESSING MODE :-

In direct addressing mode, the effective address is equal to the address part of the instruction. The operand is in memory and its address is given directly by the address field of the instruction.


Eg: STR R0, [R0] ; store R0 accumulation
LDR R0, [R0] ; load R0

INDIRECT ADDRESSING MODE :-


Here, the address field of the instruction gives the address where, the effective address is stored in the memory, control fetches the address from memory and uses its address part to access memory again to read the effective address.

Referring to the indirect addressing mode, the memory spends more bits when compared to the direct type.

INDIRECT ADDRESSING MODE



DIRECT ADDRESSING MODE



RELATIVE ADDRESSING MODE

In this relative addressing mode, the content of the programme counter is added to address post number to obtain the effective address.

The address post is usually a signed number (two's complement).

which can be either positive or negative. When this number is added to content of PC, the result produces an effective address where position in memory is relative to the address of the next instruction.

Since, the shorter address field in the instruction format. Since, the relative address can be specified with a smaller number of bits. Composed, to the number of bits required for the memory address.

INDEXED ADDRESSING MODE

In this indexed addressing mode the content of an indexed register is added to the address part of the instruction to obtain the effective address.

The indexed register is special CPU register that contains an index value that contain a index and the index value.

The address field of instruction define the beginning address of data away in memory. Each operand is related to the indexed beginning address.

Therefore, the distance between the beginning address and the operand address is related with the indexed register.

Any indexed address is the register not having address field is converted to indexed address mode.

The indexed addressing mode have a provision to increment the address field related to the beginning address.

BASE REGISTER ADDRESSING MODE

In this base register addressing mode the content of a base register is added to the address part of the instruction to obtain a effective address.

This is similar to the indexed register mode the difference between two mode is in the way that they are used rather than they are computed.

This base register is assumed to hold a base address and address field of the instruction. This register is used in computers to facilitate the relocation programme in memory.

When data of programmes change from one segment to other. The address value of instruction must reflect this change of position.

With a base register the displacement value of instruction do not have to change only the value of the base register requires updating to the new segment.

DATA TRANSFER INSTRUCTIONS: (F) →
move mem

data transfer instruction transfer or copy a data from register to register or register to memory or memory to register.


It also transfer an immediate data to register or memory.
 These instructions do not affect any flags.

① MOVE INSTRUCTIONS:

* Move between Register and Register.

eg: MOV R4, R5

Here, R4 is the register that acts as a source designation and R5 is the source register.




Here, the contents are copied from register A to register B.

* Move between Register and Memory

eg: MOV M, R1

The letter M is used to represent memory, there are thousands of memory locations and each has distinct address.


Here, R1 is a general purpose register (1 byte)



* Move Immediate Instructions:

FORMAT: MOV R1, data 8

eg: MOV R1, 2050



This is a 2 byte instruction.

* Load Immediate Register pair:

This instruction is used to load

a 6 bit immediate data into a specified register pair.

eg: MOV R1, 2050



FORMAT: LXT SP, data 16

eg: LXT H, 2050

* Store accumulator direct

Store accumulator direct instruction stores the contents of the accumulator in the memory, whose address is specified in the instruction itself.

eg: STA 2550



This instruction stores the content of the accumulator in the memory, whose address is 2550. The content of the accumulator is not changed.

* Load accumulator direct

Load accumulator direct loads the accumulator with a byte from the memory location whose address is

specified in the instruction itself.

eg: LDA 2150

This copies the contents of the memory location whose address is 2150 into the accumulator.

This is a three byte instruction.

No instruction is available in 8085, to transfer data directly from one memory location to another.

② ARITHMETIC INSTRUCTIONS:

* The arithmetic group of instructions are used to perform addition, subtraction, increment, decrement

① ADD with register and memory: the ADD instructions ADD r and

ADD m are used to the contents of a specified register or memory to the contents of the accumulator.

b) ADD Immediate

The ADD Immediate instruction (ADDI) adds the content of the accumulator with an 8-bit data. (e) included in the instruction itself.

c) ADD with carry :-

The ADD with carry instruction is used to add the contents of a specified register (Rn) memory along with carry flag to the contents of the accumulator of operand. (e)

Eg: ADD CR (Rn) base, 010

ADD CR, CR, carry, 010

d) ADD Immediate with carry :-

This instruction is of the form ADD data 8. This adds with carry the contents of the accumulator with an 8-bit data. (e) included.

All types of ADD instructions affect flags.

b) ADD immediate

The ADD immediate instruction (ADD data, 8) adds the content of the accumulator with an 8-bit data. (R) included in the instruction itself.

c) ADD with carry

The ADD with carry instruction is used to add the contents of a specified register (R) memory along with carry flag to the contents of the accumulator.

Eg: ADD R1

ADD M

d) ADD immediate with carry

This instruction is of the form ADD data, 8. This adds with carry. The contents of the accumulator with an 8-bit data. (R) included.

All types of ADD instructions affects flags.

Subtraction:

a) SUB with register or memory

The SUB instructions SUB R1 and SUB M are used to the contents of a specified register or memory to the contents of the accumulator.

b) SUB immediate

The SUB immediate instruction (SUB data, 8) subtract the contents of the accumulator with an 8-bit data. (R) included in the instruction itself.

c) SUB with borrow

The SUB with borrow instruction is used to subtract the contents of a specified register (R) memory along with borrow flag to the contents of the accumulator.

Eg: SUB R1

SUB M

d) SUB immediate with borrow

This instruction is of the form SUB data, 8.

This sub with borrow. the contents of the accumulator with an 8-bit data are included.

All types of sub instructions affect flag.

3) Increment / decrement instructions :-

1) Increment register / memory :-

Eg: INR Rn
 INR B, D, H, L and SP
 INR M

This instruction increments the content of the register by 1.

$$[Rn] \leftarrow [Rn] + 1$$

2) Increment register pairs :-

A register pairs used to increment by 1 with respect to B, C, D, H, L and SP (16 bit)

Eg: INX Rn

Decrement :-

1) Decrement register / memory :-

Eg: DCR Rn
 DCR B, D, H, L
 DCR M

This instruction decrements the content of the register by 1.

$$[Rn] \leftarrow [Rn] - 1$$

2) Decrement register pairs :-

A register pairs used to decrement by 1 with respect to B, C, D, H, L and SP (16 bit)

Eg: DCX Rn

1) Double ADD instruction :-

Eg: DAD Rn

This instruction adds the contents of the specified register pairs to the HL register pair.

LOGICAL INSTRUCTIONS :-

Logic instructions in 8085 are useful for performing various logical operations with the contents of the accumulator.

1) AND INSTRUCTIONS :-

a) AND WITH REGISTER / MEMORY :-

AND R1

The AND R1 instruction performs logical AND operation between the specified register and accumulator. It modifies the flags S, Z and P. CY flag is always reset and AC flag is set.

AND M

b) AND IMMEDIATE :-

AND data 8

This instruction performs logical AND operation between the contents of the accumulator and the immediate data.

which is given in the instruction itself.

It modifies the flag S, Z and P. CY flag is always reset and the flag is set.

Here, AND R1 and AND data 8, can be used for masking specific bits.

2) OR INSTRUCTIONS :-

a) OR WITH REGISTER / MEMORY :-

OR R1

The OR R1 instruction performs logical OR operation between the specified register and accumulator. It modifies the flags S, Z and P. CY flag is always reset and AC flag is set.

OR M

b) OR IMMEDIATE :-

OR data 8


This instruction performs logical OR operation between the contents of the

accumulator and immediate data, which is given in the instruction itself.

It modifies the flag S, Z and P. CY flag is always reset and AC flag is set. Here, OR R1 and ORR data 8 can be used for masking specific bits.


PP) EX-OR INSTRUCTIONS :-

a) EX-OR WITH REGISTER / MEMORY :-




The XRA R1 instruction performs logical EX-OR operation between the specified register and accumulator.

It modifies the flag S, Z and P. CY flag is always reset and AC flag is set.



b) EX-OR IMMEDIATE :-




This instruction performs logical EX-OR operation between the contents of the accumulator and immediate data, which is given in the instruction itself.

It modifies the flag S, Z and P. CY flag is always reset and AC


flag is set. Here, XRA R1 and XRI data 8 can be used for masking specific bits.

IV) COMPARE INSTRUCTIONS :-

a) compare with register / memory :-



These instructions compare the contents of the register / memory with that of the accumulator.



The comparison is performed by

subtracting the contents of the specified registers / memory from that of the accumulator. The contents of the register are not changed after the execution of the instruction.


b) COMPARE IMMEDIATE: CP# data 8

This instruction compares the immediate byte with the accumulator content by subtraction. Here, S, P, AC flags are modified.


ROTATE INSTRUCTION:

1) ROTATE ACCUMULATOR LEFT WITHOUT CARRY: RLC
 The instruction RLC rotates the contents of the accumulator by one bit position to be left.


The MSB bit D7 is shifted to the LSB D0. Also, the D7 bit comes the carry flag bit and modified.




For eg: 97 (10010111)




after executing RLC instruction



1) ROTATE ACCUMULATOR LEFT THROUGH CARRY: (RAL)




For eg: 97



The RAL rotates the contents of the accumulator by one bit position to be left through carry.

The MSB bit D7 is shifted to the LSB bit D0.

After executing RAL through carry.




2) ROTATE ACCUMULATOR RIGHT WITHOUT CARRY: (RAR)


The RAR rotates the contents of the accumulator by one bit position to be right.

The MSB bit D7 is shifted to the LSB bit D0.


also, the D7 bit comes the carry flag bit and unmodified.



For eg: 97




After executing RAR



i) Rotate Accumulator Right through carry




For eg: 97



The RAR rotates the contents of the accumulator by one bit position to the right with carry.

The MSB D_7 is shifted to the LSB bit D_0

after executing RAR through carry.



SPECIAL INSTRUCTIONS:

1) Decimal adjust accumulator

Instruction:

(DAA)

DAA is used to produce a correct BCD result. when BCD addition is performed.

The auxiliary carry is used to get the correct BCD result. It is used to produce BCD result internally and not available for the user.

DAA is used to produce BCD result only after an addition or increment operation which affect the flag.

DAA instruction is applicable only for the data in the accumulator.

2) Complement accumulator:

The CMA complements each bit in the accumulator. here, flags are not affected.

(ii) SET CARRY: The instruction SET sets the carry flag to 1.

No flags are affected.

(iv) COMPLEMENT CARRY: The instruction ONE COMPLEMENTS the carry flag.

DATA TRANSFER INSTRUCTIONS - 2

1) STORE ACCUMULATOR INDIRECT:

STAX B register

The instruction STAX B stores the content of the accumulator in a memory location whose address is

[BC] from [A] - accumulator register

Eg: STAX D

2) LOAD ACCUMULATOR INDIRECT:

LDA X B register

The instruction LDA X B loads the content of the accumulator in a

memory location whose address is [BC] from [A] eg: LDA D

(iii) STORE H AND L DIRECT:

The instruction SHLD address is used to store the content of H register and L register in two successive memory locations.

The contents of low register L is moved to a memory location having a lower address and the contents of the high register H is moved to a memory location having a higher address.

$$(Address) \leftarrow (L)$$

$$(Address + 1) \leftarrow (H)$$

LOAD H AND L DIRECT:

The LHLD address is used to load the content of H register and L register in two successive memory locations.

The contents of low register L is moved to a memory location having a

lower address and the contents of high register + 8s moved to a memory having a higher address.

$(addr1) \leftarrow (C)$
 $(addr1 + D) \leftarrow (H)$

v) EXCHANGE THE REGISTER PAIR HL and DE
the instruction XCHG

$[R1] \leftrightarrow [R2]$

This instruction exchanges the contents of HL pair with DE pair.

v) COPY HANDL REGISTERS TO THE STACK POINTER:

SPHL
This instruction SPHL loads the contents of H and L registers into the stack pointer.

BRANCH INSTRUCTION

8085 program counter sends out the address of the memory location for a byte to be read or written into. In the mean time the program counter is

automatically incremented and is ready with the address of the next memory location.

1) JUMP INSTRUCTION:

⇒ unconditional jump
⇒ conditional jump.

UNCONDITIONAL JUMP:
the unconditional jump instruction is of the form Jmp address

ex: $\text{Jmp } 2550$

This is a 3 byte instruction with the first byte containing the opcode (machine code) of the instruction and byte 2 and 3 containing the address.

ex: Jmp start
 Jmp loop

CONDITIONAL JUMP:

The conditional jump instructions such as JZ or JC will cause the program counter to be loaded with the 16-bit address given in the instruction only when the condition is true.

JZ - jump if 0 flag is set.

JNZ - jump if 0 flag is not set.

- Jc - jump if carry flag is set.
- Jnc - jump if carry flag is not set.
- Jpe - jump if parity flag is set.
- Jpo - jump if parity flag is not set.
- Jm - jump when sign flag is set.
- Jp - jump if sign flag is not set.

CALL AND RETN instructions group instructions under branch instruction. First we should know that the substitutes are different from subprograms. While writing a program a group of lines are separated, then the memory space is loop. This problem is solved in a elegant way.

The group of instruction which are to be repeated used must be stored in a separate memory block. This block is a group called subroutines. Subroutines from different points to from the main program. The subroutine is called.

Now the programmer branches to execute the at the end of the subroutine, the processor has to return back to the main program.

Types of jumps are unconditional jumps

- 1) unconditional call and return.
 - EX: CALL 2550
 - CALL address 16
- 2) conditional call and return.

CONDITIONAL CALL INSTRUCTIONS SUCH AS:

- CZ - call if zero flag is set.
- CNZ - call if zero flag is not set.
- CC - call if carry flag is set.
- CNC - call if carry flag is not set.
- CPE - call if parity flag is set.
- CPO - call if parity flag is not set.
- CM - call when sign flag is set.
- CP - call if sign flag is not set.

CONVENTIONAL RETURN INSTRUCTIONS SUCH AS:

- RZ - Return if zero flag is set.
- RNZ - Return if zero flag is not set.
- RCJ - Return if carry flag is set.
- RNC - Return if carry flag is not set.
- RPE - Return if parity flag is set.
- RPO - Return if parity flag is not set.

RM - return if sign flag is set.
RP - return if sign flag is not set.

RESTRICT FUNCTION:

Restrict instructions are special one byte instructions.

There are 8 restrict instructions:

- RST 0
- RST 1
- RST 2
- RST 3
- RST 4
- RST 5
- RST 6
- RST 7

STACK AND STACK RELATED INSTRUCTIONS:

A small area of the speed or auxiliary memory RAM can be called as Stack.

When we use the program, the registers may have to use again and again. The content of a register has to be saved for future use. Before using the same register in the other part of program.

To save the register push instruction is used and to retrieve the data or content pop instruction is used.

PUSH:

The push instruction is used to push or store a register value pair on stack.

Eg: PUSH B

PUSH B pushes the data on content of B register on the stack.

The stack pointer is decremented once and the contents of B register is stored in the memory (SP-1).

Now, if the instruction push B is executed.

The contents of B register is saved in the stack and the value is determined.

POP:

The pop instruction is used to transfer two bytes from the top of the stack to the register pair is specified.

Eg: POP D

the registers are saved and retrieved on a last in first out basis (LIFO). This means the register pair that is pushed in last must be popped out first.

IN AND MACHINE INSTRUCTIONS:

IN INSTRUCTIONS:

To communicate with the outside world the processor uses input ports and output ports.

INSTRUCTIONS:

IN

OUT

IN
The IN instruction is to input a byte from an input port to the accumulator.

OUT
The OUT instruction is used to output a byte from an output port to the accumulator.

MACHINE INSTRUCTION / MACHINE CONTROL INSTRUCTION:

1) HALT INSTRUCTION :

The HALT instruction stops the microprocessor and no further instructions are executed.

UNIT-03

ALGORITHM:

STEP:1 Get the first number from the memory location 2050H to the accumulator.

STEP:2 save the first number in B register.

STEP:3 Get the second number from the memory location 2051H to the accumulator.

STEP:4 Add the number in A and B

STEP:5 store the result which is in accumulator in the memory location 2052H

STEP:6 END-

EXAMPLE 3-

INPUT data	2050:03
	2051:04
OUTPUT	2052:07

8-bit addition

PROGRAM:

LDA 2050H ; take the first number A
MOV B,A ; transfer the number from A into B.

LDA 2051H ; take the second number to A

ADD B ; add the two number in A and B.

STA 2052H ; store the result in memory.

HLT ; end of program.

STEP 1: The numbers stored at memory locations 2050H and 2051H are added and the result is stored in memory location 2052H.

STEP 2: Register indirect addressing mode instructions like MOV A,M and MOV M,A are used.

ALGORITHM :-

STEP 1: Initialize the memory location 2050H with HL register.

STEP 2: Get the first number from the memory location 2050H to the accumulator A.

STEP 3: Increment the address by one, the memory address is 2051H

STEP 4: Add the numbers in A and the content of the memory location 2051H.

STEP 5: Increment the address by one, now the address is 2052H.

STEP 6: Store the result which is in accumulator in the memory location 2050H

STEP 7: End.

2) 8-bit addition with carry:

ALGORITHM:

STEP 1: Get the first number from the memory location 2050H in the accumulator.

STEP 2: Save the first number in B register

STEP 3: Get the second number from the memory location 2051H to the accumulator.

STEP 4: Clear the C register to store carry.

STEP 5: Add the number in A and B

STEP 6: The carry produced which is saved in C register.

STEP 7: Store the result in memory.

STEP 8: Store the carry in memory.

STEP 9: End.

PROGRAM:

STEP 1: LDA 2050H ; take the first number in A.

MOV B, A ; transfer the first number into B

LDA 2051H ; take the second number in A

MVI C, 00H ; clear the C register

ADD B, C ; add the two numbers

END COTO ; if the result is less than FFH,

jump to the location named COTO.

INR C ; Else, increment C register

STA 2051H ; store the result in memory.

HLT ; End of program.

EXAMPLE :

INPUT data 2050 : 89 (Addend)
2051 : C3 (augend)

result 2052 : HC
carry -> 2053 : 01

ADDITION (16-bit, 32-bit and

64-bit addition) ?

Program, two multibyte numbers are added. Let us take two numbers each of 16 bits. Each of these two byte numbers occupies two memory locations. The address of the first number is second number are distributed with it and so on.

Example B also stored in the memory. In the place of other the first address second program can be used to perform 32-bit or 64-bit divisions, by changing

the counter to H or B.

PROGRAM :

LDA 2050H ; Take the first number (subtracted) in A

MOV B,R ; Transfer the 1st number into B

JNA 2051H ; Take the second number (Minuend) in A.

SUB B ; Subtract the first number from.

; the second number.

STA 2052H ; Store the difference in memory.

HLT ; End of program

EXAMPLE :

INPUT data 2050 : 19 (Subtrahend)
2051 : 96 (Minuend)

difference 2052 : 32

NOTE :

In the example given, we have subtracted the smaller number from a larger number and got a positive

result (e.g) 85H - 19H = 32H

HLT ; End of program.

EXAMPLE:

INPUT data 2050 : 89 (Addend)
2051 : C3 (Augend)

Result 2052 : HC
CARRY -> 2053 : 01

ADDITION (16-bit, 32-bit and

64-bit addition)

program, two multibyte numbers are added - let us take two numbers each of 16 bits. Each of these two byte numbers occupies two memory locations, the address of the first number & second number are initialized with HL and DE registers.

result is also stored in the memory in the place of either the first or second program can be used to perform 32-bit or 64-bit additions, by changing

The counter to H or B.

PROGRAM 5

LDA 2050H ; Take the first number subtracted in A

MOV B/A ; Transfer the 1st number into B

LDA 2051H ; Take the second number (Minuend) in A

SUB B ; subtract the first number from.

; the second number.

STA 2052H ; store the difference in memory

HLT ; End of program

EXAMPLE:

INPUT data 2050 : 49 (Subtrahend)

2051 : 85 (Minuend)

difference 2052 : 32

NOTE:

In the example given we have subtracted the smaller number from a bigger number obtained a positive result (e.g) 85H - 49H = 3CH

on the other hand, if we subtract the bigger number from the smaller number, we will get a negative result. i.e. $(-3) + 4$ the negative result will be stored in 2's complement form in the memory as (1111) . In this case a carry flag is indicated by setting carry flag. In the next program, we get the difference as well as the borrow.

3) 8-BIT SUBTRACTION WITH BORROW:

It is similar to add with carry program. A borrow (carry flag) occurs when a bigger number is subtracted from a smaller number.

ALGORITHM:

- STEP 1: Get the first number (subtrahend) from the memory to the accumulator.
- STEP 2: store the first number in B register.
- STEP 3: Get the second number (minuend) from the memory to the accumulator.
- STEP 4: clean C register to store the

borrow, if the 1st number is bigger than the second.

STEP 5: Subtract the subtrahend from the minuend.

STEP 6: If the first number is bigger than the second number, or borrow is produced which is saved in C register.

STEP 7: store the difference in memory.

STEP 8: store the borrow in memory.

STEP 9: end.

PROGRAM:

```
LDH 2050H ; take the subtrahend B/A
MOV B/A ; transfer the subtrahend into B
```

```
LDH 2051H ; take the minuend B/A
MVI C,00H ; clean the C register.
```

```
SUB B ; subtract the subtrahend from the minuend.
```

```
JNC GOTO ; if there is no borrow ; jump to the location named GOTO
```

```
INR C ; Else, increment C ; register to ; store the borrow
```

```

STA 2050H ; store the difference in
memory
MOV A,C ; move the borrow in c
to A
STA 2053H ; store the borrow in
memory.
HLT ; end of program.

```

EXAMPLE :

```

Input data : 2050 : 04
             2051 : 03
Result : 2052 : 01
Borrow : 2053 : 01

```

4) 8-BIT DIVISION :-

ALGORITHM :-

- STEP 1: Get the divisor from the memory location 2050H to the accumulator.
- STEP 2: save the divisor in B register.
- STEP 3: get the dividend from the memory location 2051H to the accumulator.
- STEP 4: Initialize the C register.
- STEP 5: increment the C register.

- STEP 6: subtract the divisor from the dividend.
- STEP 7: If the dividend is greater than the divisor, then go to step 5.
- STEP 8: If the dividend is less than the divisor, and the contents of A and B to get the remainder.
- STEP 9: store the remainder in memory.
- STEP 10: store the quotient in memory.
- STEP 11: End.

PROGRAM :-

```

LDA 2050H ; take the divisor to
accumulator.
MOV B,A ; transfer the divisor
to B register.
LDA 2051H ; take the dividend
to accumulator.
MVI C, FFH ; initialize C register
to -1

```

HERE

```

INR C ; increment C register
content by one.

```

SUB B ; subtract the dividend from the dividend.

JNC HERE ; if the dividend is greater than the divisor, then go to the location named HERE.

ADD B ; add the contents of A and B to get the remainder.

STA 2053H ; store the remainder in memory.

MOV A, C ; transfer the quotient in C register to the accumulator.

STA 2052H ; store the quotient in memory.

HLT ; end of program.

EXAMPLE :

INPUT DATA 2050H : 04H
2051H : 0EH

RESULT 2052H : 03
2053H : 02

5)

8-bit MULTIPLICATION

ALGORITHM :

STEP : 1 Get the multiplier from the memory location 2050H to the accumulator.

STEP : 2 save the multiplier to B register.

STEP : 3 Get the multiplicand from the memory location 2051H to the accumulator.

STEP : 4 clear D register to store the carry.

STEP : 5 add the multiplier and the multiplicand.

STEP : 6 if there is no carry decrement the B register.

STEP : 7 store the lower byte in memory.

STEP : 8 store the higher byte in memory.

STEP : 9 store the higher byte in memory.

STEP : 10 end.

PROGRAM :

LDA 2050H : Take the multiplier to accumulator.

MOV B, A : transfer the multiplier to B register.

JDA 2051H : take the multiplicand to accumulator.

MOV C, A : transfer the multiplicand to C register.

XRA A : clear the accumulator.

MOV D, A : clear D register to store the carry.

ADD C : Add the contents of A and C registers.

JNC GOTO : if there is no carry, then go to the location named goto.

INR D : Else, increment D register.

DCR B : decrement the B register by one.

JNZ HERE : if the value in B register is not equal to zero, then jump to the location named HERE.

STA 2052H : store the lower byte of product in memory.

MOV AND : transfer the higher byte in memory.

STA 2053H : store the higher byte in memory.

HLT : end of program.

Example :

input data : 2050 : 43

2051 : 04

Result : 2052 : 05

2053 : 01

6)

8-BIT SUBTRACTION :

ALGORITHM :-

STEP 1 : Get the first number from the memory location 2050H to the accumulator.

STEP 2 : save the first number in B register.

STEP 3 : Get the second number from the memory location 2051H to the accumulator.

STEP 4 : Subtract the numbers in A and B.

STEP 5 : store the difference which is in accumulator in the memory location 2052H.

STEP 6 : End.

EXAMPLE :

JDA 2050H : take the first number (subtrahend) in A.

MOV B, A : transfer the first number into B.

JDA 2051H : take the second number (minuend) in A.

SUB B : subtract the first number from the second number.

STN 2052 H : Store the difference in memory.
HLT : End of program.

EXAMPLE :

INPUT DATA : 2050 : 49 (Subtrahend)
2051 : 85 (Minuend)

DIFFERENCE : 2052 : 3C

F)

ASCENDING - DESCENDING :

ALGORITHM :

STEP 1 : Initialize H1 pair as memory pointer.

STEP 2 : Get the count to D register.

STEP 3 : Load the carry size to the H1 pair.

STEP 4 : Move the content of first number to A.

STEP 5 : Increment the memory by one.

STEP 6 : Move the second data from memory to B register.

STEP 7 : Compare the data in A register with the data in B register.

STEP 8 : If data in A register is smaller than the data in B register go to step 11.

STEP 9 : Else "swap" the first data with the second data stored in memory.

STEP 10 : Decrement count in register D by one.
STEP 11 : If count in D register is not zero, go to step 5.

STEP 12 : Decrement the count in C register by one.

STEP 13 : If count in C register is not zero go to step 3.

STEP 14 : End.

PROGRAM :

MVI C,014 : Load C register with required count.

LOOP 3 : MOV D,C : Copy the count in D register.

JMP H,POSH : Initialize the register pair with the starting address of the memory which stores the number.

LOOP 2 : MOV B,M : Move the first number to accumulator.

POX H : Increment the memory address by one.

MOV B,M : Move the second number to B register.

CMP B : Compare the data in A and B registers.

If loop 1 : If data in A is smaller, then leave the smaller number in its position and continue further comparisons.

MOV M/A ; Else, 'swap' first data and second.
 DEX H ; data stored in memory.
 MOV M/B ;

INX H ; Restore memory address
 Loop1: DEC D ; if comparisons are not over continue
 JNZ Loop2 ; In loop 2 and pick up the largest

RCR C ; Decrement the C register by one,
 to pick the largest from the
 remainders.

JNZ Loop3 ; data and continue till C register
 is equal to zero be in loop 3.

HLT ; End of program.

EXAMPLE 3:

INPUT DATA:

2050 : 2A
 2051 : FF
 2052 : 03
 2053 : E6
 2054 : 32
 2055 : 1C
 2056 : D1
 2057 : 26
 2058 : 80
 2059 : 2F

RESULT:

2050 : 03
 2051 : 1C
 2052 : 2A
 2053 : 2F
 2054 : 32
 2055 : 86
 2056 : A0
 2057 : D1
 2058 : E6
 2059 : FF

8) **SWAP OF A NUMBER USING LOOK UP TABLE:**

ALGORITHM:

STEP 1: Initialize HI table to point look up
 table.

STEP 2: Get the data.

STEP 3: Check whether the given input is less
 than 9.

STEP 4: If yes go to next step as else halt
 the program.

STEP 5: add the desired address with the
 accumulator content.

STEP 6: Store the result.

PROGRAM:

LXI H, 5000 ; initialize look up table address

MVA 5050 ; Get the data

CPI 09 ; check input > 9

JC AFTER ; Error indication.

STA 5051 ; Store the result
 HLT

AFTER: MOV C/A ; Add the desired address.

MVI B, 00 ; Set the desired
 AND B

STA 5051 ; Store the result

HLT ; terminate the program.

LOOKUP TABLE :

5000 01
5000 04
5002 09
5003 16
5004 25
5005 36
5006 49
5007 64
5008 81

RESULT :

INPUT DATA : 05H in memory location 5050
OUTPUT DATA : 25H in memory location 5051

INPUT DATA : 11H in memory location 5050

OUTPUT DATA : FFH (error indication) in memory location 5051.

Q) LARGEST - SMALLEST :

ALGORITHM: Initialize HL pair with stores 10 numbers.

STEP 1: Initialize HL pair with stores 10 numbers.

STEP 2: Get the count to C register.

STEP 3: Move the first data from memory to accumulator.

STEP 4: Increment memory address in HL.

STEP 5: Move the second data from memory to B register.

STEP 6: Compare the data in A register with the data in B register.

STEP 7: If data in A register is smaller than go to step 9.

STEP 8: Else, swap the first data with the second data stored in memory.

STEP 9: Decrement count register by one.

STEP 10: If C register content is the not equal to zero go to step 3.

STEP 11: End.

PROGRAM :

LXI H, 2050H ; initialize HL register pair with the starting address of the

memory which stores 10 numbers.

MVI C, 09H ; load C register with required count.

JMP 2 ; move the 1st number to a accumulator.

INX H ; increment the memory address by one

MOV B, M ; move the second number to B register.

CMP B ; compare the data in A and B

and JNC ; jump if not carry

JMP 10 ; if data in A register is smaller than leave the

over of address smaller number in its position and continue further comparisons.

MOV M, A ; else 'swap' first data and second

INC H ; data stored in memory.

MOV M, B ;

INX H ; Restore memory address.

loop 1: DEC ; decrement B register and repeat over.

INZ loop 2; continue B loop 2.
HLT ; end of program.

EXAMPLE 3:

20H 21H 01H 1FH FFH 25H 32H 54H 2AH ABH

10) MULTI-BYTE ADDITION:

ALGORITHM:

- STEP 1: clear accumulator and carry flag.
 - STEP 2: Get the count to be register with the number of bytes.
 - STEP 3: load HL register pair with memory location 2000H, where first data is stored.
 - STEP 4: load DE register pair in memory location 2000H, where second data is stored.
 - STEP 5: take the lower byte into the accumulator.
 - STEP 6: store the result in the memory.
 - STEP 7: increment the address by one.
 - STEP 8: decrement the C register by one.
 - STEP 9: if the register content is zero, go to the location here.
 - STEP 10: end.
- PROGRAM:
XRA A ; clear the accumulator and carry flag.

MOV C, 04H ; load the C register with the number of bytes C register is the counter.

LXI D, 2000H ; load the HL register pair with memory address where the first data is stored.

LXI D, 2000H ; load the DE register pair with memory address where the second data is stored.

LDAX D ; take the lower byte from the memory address 2000H into the accumulator.

ADC M ; add with carry, the content of the accumulator with the byte in the memory address in 2000H.

MOV M, A ; store the result in the memory address 2000H.

INXD ; increment the address in the register.

DCR C ; decrement the C register content by one.

JNZ HERE ; if the content of the C register is not zero, then jump to the location named here.

HLT ; end of program.

1) MINIBYTE SUBTRACTION:

ALGORITHM:

STEP 1: clear the accumulator and carry flag.

STEP 2: Get the count to C register with number of bytes.

STEP 3: load HL register with memory location.

STEP 4: 2050H, where first data is stored.

STEP 5: load the register pair in memory location 2000H, where second data is stored.

STEP 6: take the lower byte into accumulator.

STEP 7: sub with borrow.

STEP 8: store the result in the memory.

STEP 9: increment the HL register address by one.

STEP 10: increment the DE register address by one.

STEP 11: increment the C register content by one.

STEP 12: if the content is not zero, go to step 5.

STEP 13: end.

PROGRAM:

XRA A; clear the accumulator and carry flag.

MVI C, 02H; load the C register with the number of bytes to register in the counter.

JXI H, 2050H; load the HL register pair with memory address where the first data is stored.

load the DE register pair with memory address where the second data is stored.

LXI D, 2000H; load the DE register pair with memory address where the second data is stored.

LDAX D; take the lower byte from the memory address 2000H into the accumulator.

SBB M; sub with borrow, the byte in the memory address 2050H from the content of accumulator.

MOV M, A; store the result in the memory whose address is 2050H.

INC H; increment the address in HL register by one.

INC D; increment the address in DE register by one.

DEC C; decrement the C register content by one.

JNZ HERE; if the content of C register is not zero, then jump to the location named HERE.

HLT; end of program.

EXAMPLE:

INPUT DATA:

2050 : 03

2051 : 73

2052 : 21

RESULT:

2050 : EB

2051 : CE

2052 : 6D

6) Evaluate:

a) $89H + 14H$

$89H + 14H = 9DH$

$$\begin{array}{r} 89 \\ + 14 \\ \hline 9D \end{array}$$

b) $51H - 19H$

$51H - 19H = 38H$

$$\begin{array}{r} 51 \\ - 19 \\ \hline 38 \end{array}$$

$$\begin{array}{r} 4 \\ 8 \\ - 19 \\ \hline 38 \end{array}$$

5) Program to store data byte 52H into memory location 5000H.