Embadded System

origanizing are during one are may cost according to a fixed plan, program or set of rules

which all its unit assumbles and work together according to the plan are program

ore wasting Machine, Digital Comora,

It is a time display system. It's par are its hardware, needles and buttery with the beautiful dial, chassis and with the beautiful dial, chassis and strap. This parts organize to show strap. This parts organize to show seed time overy second and continously real time overy second.

Embadded System:

An embadded system is a system that has embadded software and computer handware which makes its a system dedicated for an application or or specific part of a application or product or a part of a larger system

DODD D. MORTEN Author of embadded micro controller:

Embodded systems are electronic System that contain a microprocesso? or micro contraller. But be do not thing of them as computer. The computer is hidden or embadded sixte

David E. Simon

people use the term embaddes system to mean any computer system hidden in any of this products.

Embadded

the standard the standard

1 1 4

An ambadded Sesstem is a Sesster that has three main components ambadded into it.

It embadder hardware Semilar to

As its Software usually embaddes in the ROH or flash memory its regulally do not need a secondary hard digk CD, Memory as un a Competer. T. L. ... L. mit

It ambadder main application Softmore . The application softmore may concountly portor a series of tasts or processor or thoroads. It ambadded a real time operating System the supericisor the application software running as hardware and organizas acides to a regounce according to the propriorit at tasks in the segstern or processor embadded into a system, Embadded processor in a System GU LA DEXEC [control unit] [Execution unit] processor is a chip CIC) model Processor core form: ASI -> Application specific Integration SOC -> System On a chip VLSI -> Vary Large Scale Integration 2020/05/16 15:52

General purpose processor CGPP):

Micro processor

Embaddal processor

Application Specific instraction Set production (ASIP):

Micro controller

Embadded micro controller

Digital Signal processor (GSP)

and Media processor

Network processor and I/o process

Single purpose processor (SPP) as addition Processors:

Co processor: digital number

Accelerator: eg: Java Code

controller: eg: peripharal device

GPP (or) ASIP Cosses Integrated

into either an ASIP a VLSI circuit

Application specific system

processor

Multicone processor

Microprocesor:

One and only CPV NOT used in RAM & ROM

~4 MHZ it is yearly

Advanced in 4 GHZ Intel 80 × 86. use of ambadded system ARM, 68 HCXXX, 80X86, SPARC many coul from Microcontroller: 8085, ARH, Intal, philips, samsung Single purpose processor. 1. co processor og floating paint 2. Graphics processor processor image: 144 × 176 pixal -> CIF smage video graphic: 640 x 480 pixel vide o frame 525 x 625 pixal 3 ipjed coprocessor: Display high resolution picture formats -> 2592 × 1944 4. Encryption engine 5. Decryption engine 6. A discreate consire transfor COCT) speech and video processing 7. protocol Stack processor

8. Natuosk processor Connection establish Data sort and receive process q. Accelerator Real time process 10. CODEC Cocaden and Docaden) 11. JPEGI CODEC; Joint photographic Export Group 12. MPEG: (Motion pictures exports (nor oup) 13. Controllers eg: (peripharal deciles

ASIC: Application Specific Integration circuit:

An application specific internated

The components that can soc generally loops to incorporate with in ilself include a control processing unit input and output ports interval mornory. I'm it had have

VLSI: Very Large Scale Integration:

VLST is the process of creating an integrated circuit by combining thousan of transisters into Single chip The micro processor is a ULSI doese

embadded hardware units and desice in a system: J. C. L. 11 10 1

i) pourer source:

Some Systems are directly connect not direct connect custo pourer source NIC -> Naturosk Interface card

1.5. OUT 0.25U 33 UT 0.3V 2.0VI. 0.2V 1.4. 1.50± 0.20

we can also use charge pemp ii) clock oscillator and clocking curits:

clock in objected signals controls time to executing an

instruction

iii) System timen:

configured for system clock system superinter denction in the

4. Road time clock:

incuit for the counting and timing down

5. Reset circuit, power -up Reget and watching - Timer Reget:

From the beginning using a switch

beginning whenever power is Suitched as in the System.

Restart at System when it is Stuck up in certain Set of instructions for a period more than a proset time internal.

Embadded software in a System:

Final trachine implement software for a system.

crecities softmane Had in specific to a

in the final splace or place in ROM
on that momory - the software
alto called FOH image.

each coole are datum in available only in the bits and byte dormat. The segetom requires byte at each ROM address according to the task being executed.

a moline in along to ble on Otion

software in a processor specific assembly larguages: -A program are a small specific part an be coded in assembly language cesting a assembler after condenstanding the processor and its instruction set assembler the software aged for developing code in assembly. Assembly language coding is extraamly aseful for configuring physical douice like codes à like display ADC and DAC and reading into or transmitting from a buffer Machine Machine codes Assembles the program at various Machine random speadic for loading Asjembly at variou anguage -Address program prom library ju Bytes for heeded marchie thinked Davie (ROH) Data Byles

Data Byles

Program

Rom monony

On on marambles I wantete the resembly we otherwise into the trench cooler curing a teter rallal assouth 6 In the word stop lufting cadlod a linton links the cooler with the other cortes nequinal unting is no cossess be come at the number of codes to be link for the final binning file + The linted like in binary for noun. a computer of commonly knowsh executed file or sinply an @ In the next stop

e 13	Dructwal	with in a	oreo@88धाः :
9	In dural	wite	functions
	MOR	Manoney	I thould the bytes
		P.ogiston	or word to be
	1 1 1	h la	It halds begte or
	14%-R	Data poguster	I soman external
	4. 觀(古) 日 [1] 中 (1)		Address.
	System	Internal Bus	It oretenrolly
	Luzoz	1 mm X2	connects all the structural write
	1. 1.1/	and the second	inside the processor
	2 4	7	3, 18, 32, 48 (or)
	1.1	Address Bu	
	7 7018 10	4	address from Ath
			and other units
14		## ## f ³⁷	1 CHENOM
	5 (A 16)	Data Bus	An external during
	17.1		a good or with
-1,	1 . J. J.	An all the	operation or to
			an acc
			2020/05/16 16:00

2020/05/16 16:00

the address in determined by HER on viteral set of signal to consider cont control bus signal to precedent ex namos of deside BIU - Bus Interface vist: an intenface with between processon internal unite and victorial buses IR - Instruction Register: I + Sequentially takes instruction codes (OP code) to procution wit of P.co 1058 0x ID - Instruction Dedector:-It decodes the instruction receive at He IR and pupper it to processor CPU die- entros cu - contral unit :-It contrals all the bus admitted and unit functions needed for procking ARS- Application Register set: (0) A set of on chip register reced during processing of instruction of an application program (or) b) A regular windows (c) a serbret as registe with soch subject satisfy variably afa software routing d) A societer file associ

2020/05/16 16:00

to a cuit seich as Plu or FLPU.

ALU - Assistantic Logical unit:
A unit to execute arithmetic or
logical instructions according to
the current instructions present
at IR.

PC - Program counter:

It generates an instruction cycle by Sending the address defined by it to memory through MAR-It autoincrements as the instruction autoincrements as the instruction are fetched regularly and Sequentially it is called instruction pointer in 80×86 processors.

SP - Stack pointer: -

A pointer for an address which corresponts to a stack-top in memory.

IR - Instruction Queue:-

He IR does not have to wait for the rest instruction after one has been processed: It sequentially stores, like an instruction queue, the instructions in

MMU- Memory Maragement unit: _ It marages the marnories such that the instruction and data randi available processing.

SRS-System Register Set:
It is a set at registers cused while processing the instructions of the Supereisery System program.

FLPU-Floating point processing unit:

A curit separate from ALV for Floating point processing which is essential in processing functions fast in a micro processor.

FRS-Floating Point Register Get:A projector set dedicated for Storing floating point numbers in a standard format and used by FLPU for its data and stack.

Allocation of mamory to program segement and blocks and memory map of a system.

17 @ Functions. Processor data and stacks at the various segment

=> Program soutines and process and have different Segements

For example.

and each segement stored at a different beforementy block

A pointer address points to the start of the memory block storing a segement and an off set value a segement and an off set value it used to retrines for a memory address with in that segement

the data have also the sagement at different blocks an

A segement, have portions at fixed sixed screek called pages.

Segement types 19 code Stock Extra Date. 200 monte of gorgt. y or e Cover 1 offing aronge page Inames cogenest permitted Mamory blocks for elements at the different data structure and data set. the software design approach isto use data sote and data christine in a program Their can be different sets and different structures of data Following of the data structur at the memory. and data sale that are commonly used during processing in a system. A) A spata structure called stack in a special program alamant: i) A stact means on alloted themory block from autich al date . + in allows we in a LIFO

weary by the processor
stack holding 2 byto noddress that po sapring
date sotionable blocks an LIFO Mode start
Stock bolding date
Retrievable Set Content Stact - N
Petrievable Set - 11 Content
Samed Contexto of the Task of the
stacks
The state of the s

of each processor has alleged one short pointer so that the withintion slow con be prenter on calling of the rountines can be fachiliated

B) The date structure array is an important programing alament MCOJ, HCIJ ... MCNJ one diencersiand array is a special date structure at the mornory. It has a position address that always points to the first element of the assing

C- Marks Cizos a memory Block Base Address Hort Coj 6

ii) A data structure called a queue in another impostant programming alement iv) circular queue.

v) queue pipe

Vii) hash table (pair of key 26000003vi) table - poreling values)

viii) list

It means an allotted memory block from which a date element is always ratriaced in FIFO.

Hoad and the other for its tail.

ouch addition. It is called quare back or tail pointer.


The other pointer is for painting to an address in a memory block from where an element can be deleted to it called queue front or head pointer. I just position

Stack Delated to act Black Pointer pointer quone for adding addresses into quent

DA circular queue is a queue in which both pointers cannot increment beyond the memory block and reset to starting value on insertion beyond the boundary


Start

() I queue is called a pipe, generally when the source from where the inscritions are made has an identity distinct from a distination (sint) entity where delation are made. A pipe means a common memory block allotted for a queue to two distinct antities that are interconnected in some way. d. prodat tack & Defeting from pipe Tout! End Back Start Debted pointer Pointer from adding into pipe pipe F) A table is a two-dimensional array and is an important data er Set that is allocated a marrowy block. - phone is always a bone pointer for - phere are two indicines are for a table. a column & other for a you. 2020/05/16 16:06



H) A list in a data structure with number at memory blocks, one for each element.

A list has a top painter for the memory address from where it starts tack list element at the memory also stores the pointer to the next element. The last element points to rull.





INTERRUPT-SERVICING MECHANISM

A service routine executes on interrupt.

6.7.1 Preventing Interrupts Overrun

When a source causes an interrupt then execution of corresponding ISR services the request made through the interrupt. When interrupt from the same source reoccurs then that also needs to be serviced. Overrun means that the processor has not completed execution of an ISR for the earlier interrupt before a new one from that source reoccurred.

Example 6.11

- 1. Assume that the port is receiving bits every 1 µs, 1 byte in 8 µs and the next byte starts after 8 µs. When a new interrupt occurs before the previous byte saves then serial interrupt overrun occurs.
- 2. Assume that a synchronous serial port interrupt occurs. If another source interrupted before the service of serial interrupt starts, and ISR for other source could not complete and before second serial interrupt occurs then interrupt overrun occurs.
- 3. A user inserts the coin in an automatic chocolate-vending machine, and the user inserts another coin before the ISR corresponding to earlier inserted coin finishes then interrupt overrun occurs.

Figure 6.15 shows the interrupt overrun situation for serial port interrupts.

Interrupt overrun can be prevented by several methods. One method is when an ISR is servicing, disable other interrupts.




Fig. 6.15 Interrupt overrun of serial port interrupts

Disabling Interrupts 6.7.2

When a routine or ISR is executing in the codes, which must be completed because interrupt from same source is expected soon after, and the situation of interrupt overrun is likely to occur then an instruction DI (Disable Interrupts) is executed at the beginning of the ISR and EI (Enable Interrupts) is executed

When a routine or ISR is executing codes in a critical section of codes, which must completed because if another routine starts then situation of interrupt overrun is likely to occur then an instruction DI is executed at the beginning of the critical section of codes and EI at the exit from the section is executed.

Example 6.12

- 1. A microcontroller, device or system can have interrupt-control bit, one-bit EA (Enable All). EA is called primary level disabling or enabling bit. Resetting the EA bit disables complete interrupt
- 2. A microcontroller, device or system has individual interrupt-control bits for different interrupt sources or different groups with similar sources in one group. The bits are called secondary level disabling or enabling bit. Resetting one of the bits disables corresponding source or group of similar sources. Setting one of the bits enables corresponding source or group of similar sources.

Nonmaskable Interrupts and Maskable Interrupts Concept & 6.7.3

Masking an interrupt means when interrupt takes place, the service to that interrupt-request does not occur. Maskable sources of interrupt provides for masking and unmasking the interrupt service

Example 6.13

Nonmaskable: Examples are RAM parity error in a PC and error interrupts like division by zero. These

Maskable: Execution of a device interrupt source or source group can be masked by the corresponding interrupt-control bit. An interrupt request at external signal (at pin) can be masked. An interrupt request execution of a trap can be masked. An interrupt request execution of a software interrupt (exception function or signal function) can be masked. Most interrupt sources are maskable,

A few specific interrupts cannot be masked and they are called nonmaskable interrupts. Nonmaskable interrupts are those for which the service is uninterrupted. Maskable interrupts are those for which the service may be temporarily interrupted to let other ISRs execute till it is masked.

Interrupt Status Register or Interrupt Pending Register

An identification of source of an interrupt is required, for the processor to interrupt and to initiate steps for servicing of the interrupt. A processing system can identify interrupt by status flag corresponding to an interrupt source in a processor status register. A flag (bit) in status register can identify the interrupt

A bit in interrupt-pending register that corresponds to an interrupt source enables a processor to when that is set. interrupt when the processor is not executing any other interrupt whose priority is higher than that.

Example 6.14

- 1 The 8051 SCON register status bits are RI and TI to identify the status of serial receive and serial transmit register. A common ISR executes when either TI or RI sets in. An ISR Instruction is used 后,明色代明中国。2015年,1915年,1915年中国的第一年,1915年中国的第一年,1915年中国的第一年,1915年,1915年中国的1915年,1915年中国1915年,1915年中国1915年,1915年中国1915年,1915年中国1915年,1915年中国1915年 to reset the flag.
 - 2. The 8051 TCON register has TFO and TF1 flag bits for timer 0 overflow and timer 1 overflow interrupt. TFO auto-resets when ISR corresponding to TO overflow start execution. TF1 auto-resets when ISR corresponding to T) overflow start execution,

6.7.5 Interrupt Vector

An interrupt vector is a memory address to which processor vectors [transfers to instruction pointer (program counter) new address] on an interrupt. It then services the interrupt by executing ISR either (i) starting at that address, (ii) at address pointed and generated by bytes at that address, or (iii) starting at that address and then the ISR instruction points to the new ISR address corresponding to the source of interrupt or bits specified in the SWI instruction.

Example 6.15

1. The 8051 services the hardware interrupts by executing ISR starting at ISR_VECTADDR address. The 8051 processor generates distinct ISR VECTADDR addresses for INTO, TO, INTL. TI, Serial and T2. 2. The 8086 services the interrupt by executing ISP, at address pointed and generated by bytes address generated from n in INT n instruction or hardware interrupt corresponding to a specified n. Figure 6-16(a) shows generation of ISR VECTADDR when instruction INT n'executes for interrupting the processor. 3 Figure 6.16(b) shows the use of ISR. VECTADDR in APM for the jump to the routine for the interrupt servicing when SWI kinstruction executes, where his a set of bits. The bits are used in instructions which calculate new starting address of ISR for SWI and calculate pointer to the ISR Input parameters. ISR VECTADDR is common to all values of A ISR_VECTADDRn Processor finds the ISR vector address INTn from the four bytes at ISR_VECTADDRn address which computes from n Each hardware or software interrupt source has a type n (a)




Fig. 6.16 (a) Generation of ISR_ VECTADDR when instruction INT *n* executes for interrupting the processor (b) Use of ISR_ VECTADDR in ARM for the jump to the routine for the interrupt servicing when SWI I instruction executes

Interrupt Vector Table

An Interrupt vector table is a concept used for programming for the service routines of each interrupt source. Interrupt vector table means a table of ISR_VECTADDR addresses for each interrupt source. The processor interrupts and execute ISR correspond to that address. A table facilitates locating the codes of the ISRs at ISR_VECTADDRs. Figure 6.17 shows concept of a vector table in memory in case of multiple interrupt-sources or source groups.

ISR VECTADDR 1 From a vector address either the 4-ISR VECTADDR 2 or 8-byte short ISR Devices vector addresses of interrupts ISR VECTADDR 3 executes or a Jump from the hardware interrupt sources ISR_VECTADDR 4 instruction executes ISR_VECTADDR 5 for the long ISR codes at a new ISR_VECTADDR 6 starting address

Fig. 6.17 Concept of vector table in memory in case of multiple interrupt-sources or source groups

An interrupt vector is an important part of interrupts-service mechanism, which associates a processing system. The processor first saves instruction pointer (program counter) and/or other registers of CPU on interrupt and then loads a vector address into the program counter. Vector address has (i) ISR, (ii) ISR address for the processor for interrupt source or interrupt type, or a group of sources. Interrupt vector table is an important part of interrupts service mechanism, which provisions for multiple interrupt sources and source groups.

Example 6.16

Consider a touch screen. It generates an interrupt when a screen position is touched. Interrupt activates a request IRQ to the touch-screen controller. A status bit b_t also sets. The b_t resets on start of ISR_{IRQ}. It is a service function (get_touch_position). It reads ADC input. The input gives the touched screen position using a look-up table. The look-up table consists of touched screen positions for each ADC input value.

Controller sends the touched position to the system. System has a table consisting of the previous command(s) and next command for each touched positions. Actions are taken as per the command.

6.8 MULTIPLE INTERRUPTS

6.8.1 Multiple Interrupt Calls

When there are the multiple interrupt sources, an occurrence of each interrupt source (or source group) is identifiable from a bit or bits in the status register and/or in the IPR.

There can be interrupt-service calls in case the higher priority interrupt source activates in succession.

A return from any of the ISR is to the lower priority pending ISR.

Let us understand the processor interrupt-service mechanism for the case of multiple interrupts. There can be two types of processor actions to handle multiple interrupts.

1. Certain processors do not provide for in-between routine diversion to higher priority interrupts unless all interrupts or interrupts of priority greater than the presently running routine are masked. Diversion is called *context switching* of processor. Figure 6.18(a) shows diversion to higher priority interrupts only at the end of present interrupt-service routine.

2. Certain processors permit in-between routine diversion to higher priority interrupts. Figure 6.18(b) shows the actions in case the processor provides in diversion in-between the running ISR. There is provision for disabling or masking all interrupts by primary level bit when prevention is needed for in-between diversion. These processors also provide ways to prevent diversion in between the running ISR selectively by provisioning for masking selectively the interrupt service by secondary level bits for the ISR interrupt source groups.




Fig. 6.18 (a) Diversion to higher priority interrupts, only at the end of the present interrupt service routine (b) In-between routine diversion to higher priority interrupts unless all interrupts or interrupts of priority greater than the presently running routine are masked

6.10 Find the address (instruction pointer) from where a new program begins Currence out processor status word,

Process of change of running program at the CPU to a new program is as follows: A. Save the address (instruction pointer) from where the program will begin on return and save

2. Save current program's registers, and other program parameters

A Load the program's address into instruction pointer (program counter),

Load the new program's status word, registers, and other program parameters, and

6. Execute instructions of the new program. [Program means foreground program, process, thread, task, routine, ISR, signal handler or exception handler.]

6.20(a) shows current program context. on return, processor-status word, current program's registers, and other program parameters, Figure 6.20(a) shows current program content Context of a program means, the address (instruction pointer) from where the program will begin

new program context. Figure 6.20(b) shows steps on context switching when new program executes Steps 1 and 2 mean, saving the currently running program context. Steps 4 and 5 mean loading the

from same state as at the instance of earlier change from the program. same state as at the instance of change to new program, (ii) when new program starts then it also starts Context saving is essential. The process ensures that (i) on return the saved program starts from

Context switching is performed in the system when

K foreground program interrupts and ISR starts execution

When an ISR interrupts by higher priority ISR and new ISR starts

When returning to previously running program,

lon

When a signal is issued and signal handler executes When an exception is thrown on exceptional condition and exception handler (catch function) executes, and

Figure 6.20(c) shows context switching to new routine and another switch on return to current routine. When a thread (or task or process) starts waiting for a message or parameter and blocks, and system software starts new thread. - well ed to mullet tal Jell

Figure 6.20(d) shows context switching for a new routine and another switch on higher priority routine. loading the new context. Context switching period equals the processor time spent in saving the context plus time taken in

routine)]. Context saving on the call of another program is essential before switching to another context. Context loading is essential so that a new one starts from the previously left context. Program Each running program has a context at an instant. Context reflects a CPU state [instruction pointer, means foreground program, process, thread, task, routine, ISR, signal handler or exception handler. stack pointer(s), registers and program state (variables that should not be modified by another

INTERRUPT LATENCY

is called interrupt latency. after context switching. The interval between occurrence of interrupt and start of execution of the ISR When a processor interrupts the service of the interrupt by execution, the ISR may not start immediately

CONTEXT AND THE PERIODS FOR CONTEXT SWITCHING and Subustine the address financing program at the CPU to a new the cPU to a new the address financing program at the CPU to a new the Current Program context PC (Program counter) Processor status register CPU registers SP (stack pointer) 1 Save current routine context on stack and load new routine context Context Switching at I, Execute new routine codes On return save new routine context and switch for the previous routine by retrieving the saved context program ISR or Context Switching Starts after time to + I' where I' is context switch time Steps on switching for new routine priority ISP. Higher Current routine Context Switching at 12 Save current function or ISR con and load sext function or ISR con priority ISR Starts after time le + f where t is context switch time

Fig. 6.20 (a) Current program context (b) Steps on context switching when new program switch on higher priority routine on return to current routine (d) Context switching for new routine and another executes with new context (c) Context switching to new routine and another switch

1. When the interrupt service starts immediately on context switching, the interrupt latency = T_{gwitch} = context switching period. When instructions in a processor takes variable clock cycles, maximum clock cycles for an instructions are taken into account for calculating latency. Figure 6.21(a) shows latency in case of interrupt service starts immediately.

When the interrupt service does not start immediately by context switching, but context switching starts after all the ISRs corresponding to the higher priority then the interrupts complete the execution and processes. If sum of the time intervals for completing the higher priority routines = ST_{exec} then interrupt latency = T_{switch} + ST_{exec} . Figure 6.21(b) shows latency in case of interrupt service starts after ISRs of higher priority, before the present interrupt baishes the execution.

3. Interrupt system disabling instruction disables any other process of ISR from running when a routine enters a critical section and disabling instruction enables the processes or interrupts when the routine exits the critical section codes. The $T_{disable}$ is the period for which a routine is disabled in its critical section and may or may not be included depending upon the programmer's approach The interrupt service latency from the routine with interrupt-disabling instruction (due to presence

Scanned with CamScanner

Architecture, Programming and Design

PROGRAMMING IN ASSEMBLY LANGUAGE (ALP) AND IN HIGH-LEVEL LANGUAGE 'C'

7.1.1 Assembly Language Programming

Assembly-language coding of an application has the following advantages:

- 1 Assembly codes are rensitive to the processor, memory, ports and devices. Assembly software gives a precise control of the processor internal devices, and makes full use of processor-specific
- gatures of processor instruction set and addressing modes. 2 Machine codes are compact, and are processor and memory sensitive. The system thus needs a smaller memory. No additional memory need due to data type's selection, conditions, and declarations of rules. A program is also not compiler specific and library-function specific.
- 3. Certain codes such as device-driver codes may need only a few assembly instructions. Assembly codes for these can be compact and precise, and are conveniently written.
- A. Bottom-up-design approach is easily usable. Approach to this way of designing a program is as follows. First code the basic functional modules (submodules) and then use these to build a bigger module. Submodules of the specific and distinct sets of actions are first coded. Programs for delay, counting, finding time intervals and many applications can be written. Then the final program is designed by integrating the modules.

High-level lampance coding of source files in C, C++, C#, Visual C++, or Java provides great programming case, and has many advantages. Therefore, most embedded programming is in the high-lavel language. Basic advantages are as follows:

Program-development cycle is much shorter in high-level language even for complex systems due to the following: use of (i) routines (procedures) [called functions in C/C++ and methods in Javaj. (ii) standard library functions, and (iii) modular programming, top-down design and object oriented design approaches. Application programs in high-level language are structured. This ensures that the software is based on sound software engineering principles. Application programs in high-level language are structured. This ensures that the software is based on sound software engineering principles. Application programs are application programs. are programmed using given operating system, file systems, device drivers and network drivers, and have access to devices by generic functions. Application program uses Application Program Interfaces (APIs), which makes task of development of an application simple.

This days always programming approach, used in high-level language is as follows: Main program.

Interfaces (APIs), which makes task of development of an application simple.

2. Top-down-design programming approach, used in high-level language is as follows: Main program is designed first, then its modules, submodules, and finally, the functions.

3. A high-level language program facilitates declaration of data types. Type declarations simplify the programming. Each data type is an abstraction for the methods, which are permitted for using. The program facilitates declaration as a let of permissible operations on that data.

4. The program facilitates 'type checking'. This makes a program less prone to error. For example, type checking does not permit subtraction, multiplication and division on the char data types.

- type checking does not permit subtraction, multiplication and division on the char data types
- 5. The program facilitates use of program-flow-control structures, such as loops and conditional
- 6. The program has portability, and is not processor specific. Therefore, when hardware changes, only the modules for the device drivers and device management, initialisation and program-locator modules, and initial boot-up record data need modifications. OS takes care of these functions. Additional advantages of C as a high-level languages are as follows:

Programming Concepts and Embedded Programming in C, C++ and Java

It is a language between low (assembly) and high-level language, Inserting the assembly language codes in between is called *in-line assembly*. A direct hardware control is thus also feasible by in-line assembly, and the complex part of the program can be in high-level language.

Example 7.1

- Square root is a library function. Use of standard square root () function saves the programmer

- Square root is a library function. Use of standard square root () function saves the programmer time for coding.
 Four types of integers are int, unsigned int, short and long. When dealing with positive only values at type variable is declared as unsigned int. Number officks to a clock, numTicks is an unsigned data type variable is declared as unsigned integer. Arithmetical calculations use signed integer, int (32-bit). An integer can also be declared as following data types, short (46-bit) of long (64-bit).
 A data type is char for manipulating text of a string of characters.
 A data type is char for manipulating text of a string of characters.
 Control structures widely used are while, do-while, break and for and conditional statements widely used are [if-fiese, else-if and switch-case.
 Type checking permits operator to be used for concatenation when using int, unsigned int. shorf and long type of the concatenation operation. Can be understood as follows: The micro + controller concatenation operation. Can be understood as follows: The micro + controller concatenation operation. Can be understood as follows: The micro + controller concatenation operation. Can be understood as follows: The micro + controller concatenation operation. Can be understood as follows: The micro + controller where will be understood as follows: The micro + controller where will be understood as follows: The micro + controller concatenation operation, can be understood as follows: The micro + controller where will be understood as follows: The micro + controller concatenation operation, can be understood as follows: The micro + controller concatenation operation.

High-level language programming makes the program-development cycle short, enables use of the modular-programming approach, and lets us follow sound software-engineering principles. It facilitates the program development with tors down design approach. Embedded evident program development with tors down design approach. facilitates the program development with top-down-design approach. Embedded system programmers have sized long preferred C for the following reasons: (i) Feature of embedding assembly cardasses in have since long preferred C for the following reasons: (i) Feature of embedding assembly codes using incline assembly and (ii) Readily available modules in C compilers for the embedded system and in-line assembly, and (ii) Readily available modules in C compilers for the embedded system and library codes that can directly port into the custom-programmer codes. library codes that can directly port into the system-programmer codes.

'C' PROGRAM ELEMENTS: HEADER AND SOURCE FILES AND PREPROCESSOR DIRECTIVES

- $A \cdot C$ program has the following structural elements:
 - 1. Preprocessor declarations, definitions and statements,
- Include directives for the file inclusion

 The finitions for preprocessor global variables (global means all throughout the program module)

 Definitions of constants

 Association for proper described the first property of the program module)

 Association for property described the first property of the first property of the program module)
- Definitions of constants

 Peclarations for global data types, type declaration and data structures, macros and functions of program elements, header and source files and preprocessor directives are as follows:

Include Directive for the Inclusion of Files

Include is a preprocessor-directive to include the contents (codes or data) of a file. The files that can be included as given below. Inclusion of all files and specific header files has to be as per requirements.

A 'C' program first includes the header and source files. The garm small the qualitable files. The purpose

A 'C' program first includes the header and source files. These are readily available files. The purpose of each included file is mentioned in the comments within the /* and */ symbols as per practice in C

Scanned with CamScanner

230

Architecture, Programming and Design

Example 7.2

- include "vxWorks h"/* Include VxWorks functions "/
 Include "semLib.h"/* Include Semaphore functions Library "/
 Include "semLib.h"/* Include Semaphore functions Library "/
 Include "magQLib.h"/* Include Message Queue functions Library "/
 Include "magQLib.h"/* Include Message Queue functions Library "/
 Include "follb.h"/* Include system library for system functions "/
 Include "systib.c"/* Include system library for system functions "/
 Include "netDrvConfig.txt"/* Include a text file that provides the "Network Driver Configuration". It
 Include "netDrvConfig.txt"/* Include a text file that provides the "Network Driver Configuration" and the state frame format protocol (SLIP or PPP or Ethernet) description, card description/make, address at the system, IP address (s) of the node (s) that drive the card for transmitting or receiving from the network."/
 Include "pretiltandlers.c"/* Include file for the codes for handling and actions as per the protocols
- # include "prctlHandlers.c"/* Include file for the codes for handling and actions as per the protocols used for driving streams to the network, */
- Including Codes Files These are the files for the codes already available. For example, \emptyset include "pretifiantlers.c".
- Including Constant Data Files These are the files for the codes and may have the extension
- Including Strings Data Files These are the files for the strings and may have the extension 'strings' or 'str' or '.txt. For example, # include "netDrvConfig.txt"
- Including Initial Data Files _ Initial or default data files are for locating in ROM of embedded-system. Boot-up program is copied later into RAM and has extension, '.init'. On the other hand, RAM data files have the extension, '.data'
- Including Basic Variables Files Files for the local or global static variables are stored in RAM. Variables do not possess initial (default) values. Static means that there is a common not more than one instance of that variable at memory address and it has a static memory allocation. There is only one real-time clock in the system. Therefore, only one instance of that variable address exists.

 These basic variables are stored in the files with the extension 'bss'.
- fincluding Header Files It is a preprocessor directive. It includes the contents (codes or data) of a set of source files. These are files for specific modules. A header file has the extension 'h'.

Example 7.3

- A preprocessor directive is '\$ include <marh.h>' for including standard library functions for mathematical operations in a program. Programs using mathematical expressions need mathematical functions, square root, sin, cos, tan, atan and so on. Functions become available by including a header file, called "math.h".

 A preprocessor directive is '\$ include <astring.h>' for including standard library functions for the strings in a program. Programs using strings need string manipulation functions. These become available once a header file called "string.h" is included.

 A program includes header files for the codes in assembly, I/O operations (conlo.h), OS or RTOS functions. \$ioolide "www.hs.h.h" is directive to compiler, which includes VxWorks RTOS functions. [Certain compilers provide for conlo.h in place of stalo.h. This is because embedded systems usually do not need the file functions for opening, closing, read and write operations using the computer keyboard and video monitor. So including stalo.h file, makes the code too larger.]

Programming Concepts and Embedded Programming in C, C++ and Java What is the difference between inclusion of a header file, and a text file or data file or consider inclusions. What is the difference between inclusion of a header file, and a text file of usual file of considerate.

Consider inclusions of netDrvConfig.txt and math.h. (i) The header files are well tested and deby consider inclusions of netDrvConfig.txt and math.h. (ii) The header files are usual files of the consideration includes. (iii) The header files provide access to standard libraries. consider inclusions of nelDrvConfig.txt and math.h. (1) The licauer lifes are well usual and deby modules. (ii) The header files provide access to standard libraries. (iii) The header files provide access to standard libraries. (iii) The header files provide access to standard libraries. (iii) The header file specific information of text for specific information. nequies. (ii) The header files provide access to standard libraries. (iii) The header file cases several text file or C files, (iv) A text file is just a description of text for specific information.

Source files are program files for the functions of application software. The source files need to be compiled, tested and validated. A source file also necesses the preprocessor directives of applications. source rites are program files for the functions of application software. The source rites need to be compiled, tested and validated. A source file also possesses the preprocessor directives of application software. The file has the first function (main function) from where the processing will start. The endcompiled, tested and validated. A source file also possesses the preprocessor directives or application software. The file has the first function (main function) from where the processing will start. The code in C for first function is void main (). The main function calls other functions.

Configuration files are the files for the configuration of a subsystem. Device configuration codes can be put in a file of basic profession right. eoninguration these are the files for the configuration of a subsystem. Device config

(3)

A preprocessor directive starts with a sharp (hash) sign. These commands are for the following a directive to the compiler for processing.

Preprocessor Global Variables For example, in a program "# define time"

Preprocessor Constants with a sharp (hash) sign. These commands are for the following a sharp that the fo

- Preprocessor Constants "# define false 0" is a preprocessor directive in an example. It

 neans it is a directive before processing to assume 'false' as 0. "# define pt 3.147"

 Strings can also be defined. Strings are the constants, for example, those used for an initial displace on the screen in a mobile system. For example, # define welcome "Welcome To ABC Telegon". on the screen in a mobile system. For example, # define welcome "Welcome To ABC Telecom Embedded C programs use preprocessor constants, variables, and inclusion of configuration files, toy files bands files configuration."
- text files, header files and library functions.

PROGRAM ELEMENTS: MACROS AND FUNCTIONS

Table 7.1 lists the uses and other features of programming elements called macros and functions.

Table 7.1 Uses of macros and functions

Program Element	Uses	Saves context on the stack be- fore its start and retrieves them on return	Feasibility of nesting one within another
Macro	Executes a named small collection of codes. Executes a named set of codes with values or references to the values passed from the calling function through its arguments. Also returns data when function is not declared as void.	Yes, Each function has the context saving and retrieving overheads.	Yes, can call another function and can also be interrupted.

17.00

(page)

and typodol. Mast function exercises a

sessed set of codes, calls a set of flow

and interrupts for convenient lively

and processed organization after the belowper then it enters who seems when the contribution function is called rooms and flow than STREET IN COURT PROVIDENCE OF TAKES

Secure and place property to secretary other, Afficial the object, see that orders or our sufferent varioathast ng paint And succession is returned out of

With the Car Parket grand by a

SPECIES OF SERVICES You, has the wonders saving and

> sections function Yes to another re-

Yes, has the country away and

To ESS of higher ent danned

Topopora and Depart of

the property of the property of the party of named in case of the sale and the sale when the sale is not to be sale of the A commendation of the party of

Buckfoods Toy pass pur forming done Success worth and every care and substant toke so water and ones or state of the state

ung Concepts and Embedded Programming in C, C++ and Java



How does a macro differ from a function?

1. The codes for a function are compiled only once. Processor has to save the context on calling that calls [The brackets for the function calls are not optional.] or structure]. For example, the enable PortA Intr () and disable_PortA Intr () are the function data. [Primitive means similar to an integer or character. Reference type means similar to an array (wold declaration case) or return a Boolean value, an integer, or any primitive or reference type of function, and on return, processor restores the context. Further, a function may return nothing

The codes for Macro are compiled in every function wherever that macro name is used. Compiler a function, the processor does not save the context, and thus does not have to restore the context. before compilation, puts the codes at the places wherever the macro is used. When a macro runs in

3. Macros are used for short codes only. This is because, if a function call is used for short codes of short codes within a function. We use a function for codes when the $I_{overheads} << I_{ecos}$ and a macro for codes when $I_{outleads} = ot > I_{con}$ additional time, $T_{eventuals}$. The time is the same order of magnitude as the time, T_{even} for execution instead of macro, the overheads (context saving and other actions on function call and return) take

Marros and functions are used in C programs. Functions are used when the codes should be compiled

only some However, on calling a function, the processor has to save the context, and on return,

note the applicat. Macros are used when short functional codes are to be inserted in a number of

7.4 PROGRAM ELEMENTS: DATA TYPES, DATA STRUCTURES, MODIFIERS, STATEMENTS, LOOPS AND POINTERS

Use of Data Types

whenever data is named using an identifier, it will have the address(es) allocated at the memory Number of affocated addresses for data depends upon data type. For example, if a data-type long is

seclared for numTreks (number of ticks), then numTreks will be allocated 4 memory-addresses. at "byte. Most C compilers do not take a Boolean variable as data type. Then typedel is used to create a (64-bit) [Certain compilers do not take the "byte" as a data-type definition. The 'char' is then used instead Thebat, abort (16-bit), unsigned but (32-bit), but (32-bit), long double (64-bit) floor (32-bit) and double Boolean type variable in the C program. Embedded C compilers take a Boolean variable as data type. The 'C allows following primitive data types: char (8-bit) for characters, byte (8-bit), insigned short A data type appropriate for hardware is used. For example, a 16-bit timer can have only the unsigned

short-data type, and its range can be from 0 to 65535 only. process the declaration as unsigned byte for 8-bit port data. If 'unsigned character' can be used as a The typedef is also used. It is made clear by the following example. A compiler version may not

data-type then it can then be declared as follows: typeder unsigned character portAdata

*define Pbyte portAdata 0xF1

7.4.2 Use of Modifiers

A modifier modifies the actions of a data type

eminimatigasi babbadari bne sigeano i galiministicis

boen mader han noblinged (bino3) S.Y slds I

all xabut na boa anten tahinabi oa yd aldiesaase inam nadw basu et il ylliasa baieraqu bine basu as na inamala nantab e navig ad oa et muante an't meren erane mon) ante arabut nomerano vaea to't salani na yd ytimabi It is a suracture with a series of elements, with each elebut distributed by any biddes and bottomer directly, but the tribot of tribot of the tribot of the tribot of tribot traducts are madve based at 11 about (OAF4) two rend of tenth detenon operation. An operation can be done only in the clement waiting for a read operation, which is called table of a drive amounts to eating a drive automitie a still

dentity by an index for easy operation. Index stars from

I is a surreture with a series of elements each having and the accessible by (

yet all associated back element is accessible by (

before the surreture of the surreture and the accessible of

or element of the etherune is to be given a distinct identity

by two or more indices for easy operation. The dimension

of an array equals far manber of indices that are needed to

distinctly telentify as array element. Indices surr from 0 and

are +ver integers. (An image fearner indices surreture)

are a very integers. (An image fearner is an array of pixels with

are the indices and

are a very integers. (An image fearner is an array of pixels with

are the indices and

are a very integers.)

Each element has a pointer to the next element Only dis-finst element to themtable by hastoo pointer Ulscader).

does it the other element is identifiable and hence is not accessible directly. By going favough the first element, and then consecutively through all the succeeding elements, an element can be read, read and deleted, can be added to a neighboring element, or replaced by another element. 801 is laxiq s insessigas llive drav 88 bits wot latroxirod

element is identifiable and hence is not accessable directly.

Proceeding continuously by traversing from the root element ment through all the succeeding daughtens, a tree element can be tread or read and deleted, or can be added to another dans read or read and deleted, or can be added to another can be read or read and deleted, or can be added to another the processes of the succession of the processes of the succession of the processes of t and it is done by the treetop pointer (header). No other not have daughters. Only the root element is identifiable having a daughter element. Each daughter element has two or more daughter element. The last one (leaf node) does or more daughter element. There is a root element. It has two or more branches each

pus sqr ar

folders, and so on. There is a file

ald radio to radmun a and rabio? a number of file folders. Each f.

yu examble is a directory. It has

tive. Each tesk has pointer of next task. Another example, i

A series of tasks which are

[88,801] bxiq amed agenu

Consider a pixel in an image thame. Consider Quarter-(1) image pixel in 144 × 176 = x

toansi to krusm a gailbraH O xəbni thiw təəldus ədi ni as

one adi bangiasa si 4 xabin driva

Maximum marks to the adject [9] sem shem - [4] sem shem

(9) Yaklas Auslas abnom tenti

(0) yeales * 11 = yeales leso]

soli earny 51 at Vades beto.

OMIA S GROUP SS IL MULECONNI

page for to be seen toy de-

without [1 at blanch hene of a stream of byes

10 (s) plants

Note: 8 puxel [0,0] represents the pixel at the left corner on top and pixel [144, 176] to the pixel at the right pixels (10.108, 88] to a pixel data element in a three-dimensional array form. It represents pixels position (108 × 88) in the 10^{10} frame. a maximum of two daughters (branches) to each element. elements arranged in branches. A binary tree is a tree with daughter or replaced by another element. A tree has data

2.5 oldmox3

becatives were to an encounter, it services a function block, means that they is little allocation for the security of a new total property of the function of the function of the security of

2.4.3 Use of Pointers and Null Pointers

a reference to a starting metor a subfress. A pointer can refer to a variable, data structure or function, that we consider a pointer for example, unsigned o'but v 5 051000 means that we've seems of the constraint of the constra Paraters are powerful tools when used correctly and according to certain basic principles. A pointer is

I suewbued novig a m sau m ton at test toottast to beginn VMCH Laurence speciated the tenth of the superstance MLRT (Lord) 0x0000. (We can assign any address a spaces of a for at the address 0x1000

side Table and Hash Table 7.4.4 Use of Data Structures: Stack, Queue, Array, List, Tree, Pipe,

A data with the solid from the first of expensions and the solid solid from the solid from the solid solid

sed way Similarly, when there is a large amount of data, it must be organised different subjects studied in a semester are put in a proper table. The table in the markaheet shows to are stack, one dissentional array, queue, then queue, phys, a table (two-dimensional species and that bot example, the marks (or grades) of a student in the defresses as an organised way. Any data structure element can be retrieved Few important data

Table 7.2 summarises the uses and show exemplary uses of queues, stacks, arrays, lists and trees

Table 7.2 Uses of the various data structures in a program element

(1) Pushing of variables on inter-rupt or call to snother function

axii xij fe (s)ajdinās j

to a contexage a.A. and respective to a principle of a relation of the second of the context of the second of the context of the context of the context second of the context of the conte

Stack

seach points to stack top is needed for handling each stack. It is called SP (Stack Pointer) or such points to the top of the stack and changes on each push or pop. essor has at least one stack pointer. Figure 7.1 shows two stacks created




Fig. 7.1 (a) A stack due to nested function calls and pushing of program counters (b) Stack of pointers and parameter pushed on to stack for before the context switch

A processor stack pointer SP (stack pointer) points to instruction stack. The SP facilitates calling and return from the routines. A stack can also be a special data structure at the memory. It has a pointer

7.4.6 Multiple Stacks

Various stack attuctures may be created during processing. When a processor has only an SP, then memory addresses are used as stack pointers for each stack structure. Figure 7.2(a) shows multiple stacks pushed on the stacks each having separate pointer. Figure 7.2(b) shows multiple stacks of registers for the multiple tasks which are pushed on to stack.



Fig. 7.2 (a) Multiple stacks pushed on the stacks each having separate pointer (b) Multiple stacks of CPU registers for the multiple tasks, which are pushed on to stack before context switches

Example 7.6

- 1. A processor may have several stack pointers. Advanced processors may provide for SP, RIP (Return Instruction Pointer), FP (data Frame Pointer) and PFP (previous Program Frame Pointer).

 2. Motorola MC68010 processor provides USP (User Stack Pointer) and SSP (Supervisory Stack Pointer). MC68040 provides for USP (User Stack Pointer), SSP (Supervisory Stack Pointer), MSP (Memory Stack Frames Pointer), and ISP (instruction Stack Pointer). The program runs in two modes: user mode and supervisory mode. User functions execute in supervisory mode. Operating system functions execute in supervisory mode.

 3. ARM processor does not have an SP. A GPR (generally r13) can be used as a stack pointer.

Adata structure, array, is an important programming element. An array has a multiple data elements, each identifiable by an index or by a set of indices. Index is an integer that starts from 0 to (array length - 1) in a one dimension. Data word can be retrieved from any element address in the block that is allocated to the array.

Example 7.7

- (a) Consider unsigned int [] phone_num means an array of phone numbers, phone_num [0] refers to first phone number, phone_num [1] refers to second phone number, and so on. The phone_num isself points to first element.]

 (b) Consider unsigned char [] name means an array of characters for the name. name [0] refers to first character, name [1] refers to second character, and so on. The name without index points to first array element.
- (c) Consider the results of a test in a class with 30 students with roll numbers 1 to 30. Let I be an Index used instead of roll number. Let marks in the test of roll number 1 be in the scalar integer variable. M (0). Let M (0), M (1),, M (28) and M (29) be variables for the marks of roll numbers 1, 2,, 29, 30, respectively. A base pointer register points to the first scalar value M (0). A register called index pointer may point to M(0). Index register could then be incremented from 0 to 29 by an instruction within a loop to point to the marks of students of succeeding roll numbers.
- numbers.

 (d) Figure 7.3 shows an array at a memory block with a pointer and index that jointly point to its element.




Fig. 7.3 Array at a memory block with one pointer for its base, first element with index = 0.

Data word can be retrieved from any element by defining the pointer and index

The data structure, called queue, is another important programming element. The reading is with the help of indices in case of array, and first element address (identifier address). Therefore, any element can be read or written at any instance. Each element is read in queue from an address next

ming and Dexian

to the address from where queue element was last read. This reading is called deletion. It is written to an address next to the address from where queue element was last written. This writing is called

Figure 7.4 shows a memory block with the two pointers needed one for insertion and other for deletion

deleting from for inserting into Address) for MEMORY BUFFER Index Address) (Destination Tail Pointer Queue Block limit Pointer Index Address) (Destination

Queue at a memory block with two pointers to point its two elements at the front thead, and back (tail). A data word always retrieves in FIFO mode from a queue

that appropriate action can be taken deletion is made from the head address and any insertion is made at the tail address. An exception (in siways retrieved in HFO mode. It has two pointers, one for its head and the other for its tail. Any A queue is a data structure with an allotted memory block (buffer) from which a data element is error indication) must be thrown whenever the pointer increments beyond the block end boundary so

40 LIST

the is for nonconsecutively located objects at the memory A list is a data structure with a set of the of distinct sets of memory addresses, one for each element. A list has a top (head) pointer for memory address from where the list starts. Each list element at the memory also stores a pointer to next element at next set of addresses. The last element in the list points to null. Figure 7.5 shows the ry blocks with the pointers in a list

An object or

Pointers in a list with elements at set of memory addresses

whether to each element. List-top pointer points to its first element and the element stores a pointer to the next element at the list. It has a

Programming Concepts and Embedded Programming in C C++ and Jave

Circular Queue

A circular queue is a special queue. A pointer on reaching a limit *Queue, returns to its starting *Quar A print buffer and a display buffer are examples of circular queue. Each character is printed in FIFO mode. Figure 7.6 shows a memory block with a circular queue with its two poneeded for insertions and deletions.

to exceed end, back becomes equal to start For Circular Queue, when back Attempts



Fig. 7.6 Circular queue at a memory block with two pointers to point its two elements at the front and back. A pointer on reaching a limit of the block returns to the start of the block

(buffer) and reset to starting value on insertion beyond the boundary. A circular queue is a queue in which both pointers cannot increment beyond the memory bloom

Priority Queue

than previously inserted element, else at the "Other Messages posted (inserted) from the task's arrange A priority queue is a special queue. Insertion takes place at the queue *Q_{N-1} it priority of element is highpriority queue. Each message is taken (deleted) as per priority. Figure 7.7 shows a priority queue wi elements arranged in priority order between memory addresses between head and tail pointers

			Start
Deleted element from the queue buffer after read	Elements inserted in order of priority from the start pointer	QFrontPointer (Highest Priority)	Me
	er of prior		Memory Buffer
Waiting Elements for the read from buffer	ity from the start pointer	QBackPointer (Lowest Priority)	iter
Unfilled addresses at buffer	-	End Pointe	

Fig. 7.7 Priority queue with elements arranged in priority order head and tall point

7.4.12 Use of Pipe

A pipe is a device, which uses device-driver functions. Insertions are from source-end and from the destination end. Source and destination are connected by a function pipe_connect(shows memory block used as data elements in a pipe

Fig. 7.8 Memory block used as data elements in a pipe

for deleting from Pipe

for inserting into

7.4.13 Use of Data Structures: Table and Hash Table

Atable is a two-dimensional array (matrix). It is an important data set in memory block. There is always a base pointer for a table. The base points to its first element at the first column, first row. There are two indices, one for a row and the other for a column Figure 7.9 shows a memory block with the pointers for a table. Any element can be retrieved from three addresses for table base, column index and row index When instead of a pointer, a value for specifying column and row indices is used in an instruction. That value is called displacement. Displacement can be for a column or row and is from the base




Fig. 7.9 A memory block with the pointers for a table

to access a data element A table is a data set, allocated with a memory block Three pointers: base, column and index are used

nd Hash Table

A look-up table is a two-dimensional array (matrix) and is an important data set. Each row has key and a value (s) A hash table as a data set that is a collection of pairs of a key and a corresponding value. A ment write the sakey or partie in this column. The corresponding value or object is at the second column look at the key traces the addressed data. Look-up tables store like a hash. A table is called look-up table volumn is used as a key (pointer to the value) and the second or succeeding columns as memory addresses. Figure 7.10 shows a memory block with the

Programming Concepts and Embedded Programming in C. C++ and Java



key and succeeding columns values associated with the key A hash table is a data set allocated with a memory block for key and value pairs. Just as an index identifies an array element, a hash key identifies a hash element. Table first column element specifies




Fig. 7.10 Memory block with the pointers for a look-up table for hash keys

7.5 USE OF LOOPS, INFINITE LOOPS AND CONDITIONS

array, the index changes and the same set is to be repeated for another element of an array. Then the A set of statements is repeated in a loop each time with change a call value. Generally, in case of an bop is convenient to use. A loop starts from an initial value of a variable or condition and executes university the limiting value or condition is fulfilled. There can be certain parameter changing each time from its


execute i is less or equal to 100. The set of statements in bracket executes from start to end and between which repeatedly execute*/). The initial condition is assigned as i = 0 and last condition for loop to initial condition up to a limiting condition. return to start i increments by 1. The for statement lets the set of statements repeatedly executes 101 For example, consider the following, for (i = 0; i < 100; i++)(/*aset of statements)

times with values of $i = 0, 1, \dots, 99, 100$ and 101. before the while loop. The while loop executes till i remains less or equal to 100. The i+ increments statements which repeatedly execute */1++;). The initial condition is assigned as i = 0 and is set before the return and test for while condition takes place. The while statement lets the set of statements For another example, consider the following, $\dot{z}=0$; while $(\dot{z}<=100)$ (/* a set of

repeatedly executes with values of $i = 0, 1, \dots, 99, 100, 101$.

/]. The loop will execute infinitely because I always remains I (=true). Infinite loops are never desired in usual programming. This is because the function or task will never end and never exit or proceed further to the codes after the loop. Infinite loop is a feature in embedded system programming on processor interrupt by external input. An exit from the loop except for servicing the interrupt will The system software in the telephone has to be always in a waiting loop that finds the ring on the line If a condition remains true then while loop will execute infinitely until an interrupt source causes For example, while (1) ((/ a set of statements which execute repeatedly execute

make the system hardware redundant start. The system main program is never in a halt state. Therefore, the main () is in an infinite loop. function. There are calls to the functions and calls on the interrupts in between. It has to return to the Example 7.8 gives a 'C' program design in which the program starts executing from the main ()



Consider a smart mobile phone. Assume that screen state Jis between 0 and k, among 0, 1, 2, or k + 1 possible states when number of sets for the menus = K. An interrupt occurs on a touch screen CUI, and therefore a by possible states are well to the menus = K. An interrupt occurs on a touch screen CUI, and Laber of the whole there are well of select from a screen in state b, 2, ..., A - 1, when there are M menu choices for a mobile phone user to select from a screen in state b, 2, ..., A - 1, when there are M menu choices for a mell depend on the screen position at the touched position. The ISR possible to the multiple figure X-11 shows use of a programming model, which facilitates execution of one of the multiple possible function calls, A function executes after polling for screen state, and for a message m, e

Example 7.10

program proceeds to next statement or to the next set of statements. A set of statement is called switch case. A program switches to a case as per the result of switch pression result. For example, Switch () means switch as per the case for value of λ . Example λ . We site an application of infinite loop and switch-case statement for programming for GUI in mobile phane.

preempts the previously running task.

Assume an event be setting of a flag, which trigger the running of a task whenever the kernel passes to the waiting task. The instruction SWI may be used send message to another task function for a service to the waiting task. The instruction SWI may be used send message to another task function for a service to distinct the instruction of the admission of the admission of the admission of the confidence of the condition of the admission of the braces) is executed, otherwise thinking the process after the condition of the past stated detailenged.

How does more than one infinite loop co-exist? Code inside the loop waits for an inter-procecommunication (IPC) message or event or a set of events. Operating system sends the IPC message. An ISR or the code metide the loop of running task generates a message that transfers to the kerne. The OS kernel, which passes to the waiting task message, detects it and when that task starts, the transferment the meaning task message, acted it is not when that task starts, the transferment the meaning task message.

/* Codes that execute on an event */

It (lags) (...); flag2 =0;

while (rive) (

** Codes that execute on an event */


** Codes that execute for posting a message to the kernel */

** Codes that execute on an event */

**

Programming Concepts and Embedded Programming in C. C++ and Ja-

Scanned with CamScanner



Case 1 (/*Code, which executes when the choice is menu 1 Screen state 0*/ */; exit (); Case 0 (/*Code, which executes when the choice is menu 0 Screen state 0*/; exit (); Case N = 1: $\int_{-\infty}^{\infty} Code$, which executes when the choice is menu N = 1 Screen state $0^{*}/_{-\infty}$ (exit (). /* An ISR sends message m as per the choice selected by the user from the menu in screen state j =/ void poll_menul (/* Code for polling for choice from menu m for screen state J */ Case 1: (/*Code, which executes when the choice is menu 1 Screen state J*/ */; exit(); /* An ISR sends message m as per the choice selected by the user from the menu in screen state J */ Case 0. (/*Code, which executes when the choice is menu 0 Screen state j*/; exit (). /* Codes for Screen state 1, 2, ... j = 1 */ Case N - 1: U*Code, which executes when the choice is menu N = 1 Screen state J*/ */. exit (): void poll-menuk (/* Code for polling for choice from menu m for screen state $K^{\star}/$ /* Codes for Screen state J + 1, 2, ..., K - 2 */ Fragramming Concepts and Embedded Programming in C. Coo and Java

USE OF FUNCTION CALLS

A special function is for starting the execution of a program. It is 'void main (void)'. Number of functions may be used in a program. Given below are the steps to be followed when calling a function in a program.

1. Declaring a Function.

data at port A and flag are declared as follows: unsigned char *portAdata; but as each variable has to have a declaration, each function must be declared. Two variables for charArlag; [Flag sets (=1) when a character is present at port and resets when not present]

similarly, a function is declared as follows: poolean checkPortAChar 1; /* An interrupt service function to return the flag, if there

is character received at port A */ address portAdata */ yold inPortA (unsigned char *); /* An ISR, which gets the input character at the

大学の日本の日本の一大学のよう こうかいかい

Passing the Values (Elements)

When values pass from a calling function f1 to the called function f2, the values are copied from does not change variable's value at f1 during operations at f2. A function that has already passed the arguments in f1 into the arguments of f2. When the f1 passes the values, f2 executes in a way that it

OBJECTED-ORIENTED PROGRAMMING

When a large program is made, an object-oriented language offers many advantages. An Objecteding (OOP) language provides for the followings

(i) defining of an object or set of objects, which are common or similar objects within a program and

(iii) creation of multiple instances of the defined object or set of objects or new objects, (ii) defining the methods that manipulate the objects without modifying their definitions,

(vi) design of reasable components,

An object can be characterised by the following

A stair (its data, property, fields and attributes). An identify (a reference to a memory block that holds its state and behavior)

A hemanar (method or methods that can manipulate the state of the object).

C++ or Java, logical groups (also known as elasses) are first made. Each group defines the data and the are split into simpler functional blocks and statements. In an object-oriented language like Smalltalk, classes by the definition of a group of objects having similar attributes and common behavior. A class create many objects by copying the group and making it functional. Each object is functional. Each internal user-level data fields and methods of processing that data at these fields. Each group can then methods of using the data. A set of these groups then gives an application program. Each group has reases the objects. An object is an instance of a class object can meeted with other objects to process the user's data. The language provides for formation of A procedure based language, such as FORTRAN, COBOL, Pascal and C, are large programs that

2.12 EMBEDDED PROGRAMMING IN C++

mogramming in C++ are as follows: roughamming as well as the advantage of C and in-line assembly. Programming concepts for embedded nomed codes of C. Program coding in C++ codes provides the advantage of objected-oriented is an Object-Oriented Program (OOP) language, which in addition, supports the procedure

Her Yelass bands all the member functions together for creating objects. The objects will have memory had each software timer is an object. It gets the count input from a real-time clock. It has a terminal we saler the codes for a C++ class RICSBT. A number of software timer objects can be created as count value after which it generates a software interrupt. It is initialised to a count value. Now docution as well as default assignments to its variables that are not declared static. Let us assume retirions of KIUNIF Each instance of RICSWI can have different values of present, initial

Creating a child class from RTCSWT as a

on have the same name as well as the same number and type of arguments these are the two significant features that inherited class. This is called method

Programming Concepts and Embedded Programming in C. C++ and Javo

(11) Operators in C++ can be overloaded like in method overloading. The operators "++" overloaded to perform a set of operations. [Usually the '++' operator is used for post-mod

and pre-increment and the 't' operator is used for a not operation.) const Orderedlist & operator ++ () (if (ListNow != NUL

ListNow = ListNow -> pNext;

return *this;) boolean int Orderedlist & operator ! () const (return

Used does not support operator overloading, except for the '+' operator. It is used for summan (ListNow != NULL) ;);

well string concatenation. There is struct that binds all the member functions together in C. But a C++ class has object featu-

It can be extended and child classes can be derived from it. A number of child classes can be derived from a common class. This feature is called polymorphism. A class can be declared as public or private the common class. The data and methods access is restricted when a class is declared private. Struct does not have the

Disadvantage

The program codes become lengthy, particularly when certain features of the standard C++ are Examples of these features are as follows:

(a) Template

(b) Multiple Inheritance (Deriving a class from many parents)

(c) Exceptional handling (d) Virtual base classes

(e) Classes for I/O Streams [Two library functions are cin (for character (s) in) and coul (for chara-(s) out)]. The I/O stream class library provides for the input and output streams of charac (bytes). It supports pipes, sockets and file-management features.

Embedded system programmers use C++ due to the OOP features of software re-usability extendibility, polymorphism, function overriding and overloading along with the portability with the is a C++ version, which makes large program development simpler by providing Object-Ohem. C codes and in-line assembly codes. C++ also provides for overloading of operators. Embedded C-Programming (OOP) features of using an object, which binds state and behavior and which defined by an instance of a class. We use objects in a way that minimises memory needs and run-til overheads in the system.

OPTIMISATION OF CODES AND MEMORY NEEDS IN EMBEDDED C++ PROGRAMS TO ELIMINATE THE DISADVANTAGES

Embedded system codes can be optimised when using an OOP language by the following (a) Declare private as many classes as possible. It helps in optimising the generated codes. to Use char, int and boolean (scalar data types) in place of the objects (reference data types) arguments and use local variables as much as feasible

(e) Recover memory already used once by changing the reference to an object to NULL

special compiler for an embedded system can facilitate the disabling of specific features provided Embedded C++ is a version of C++ that provides for a selective disabling of the above agrees so that there is a less runtime overhead and less runtime library. The solutions for the library nuctions are available and ported in 'C' directly. The UO stream library functions in an embedded C++ compiler are also reentrant. So using embedded C++ compilers or the special compilers make the C++ a significantly more powerful coding language than 'C' for embedded systems.

The GNU C/C++ compilers (called gcc) find extensive use in the C++ environment in embedded solware development. Embedded C++ is a new programming tool with a compiler that provides a small runtime library. It satisfies small runtime RAM needs by selectively de-configuring features like, template, multiple inheritance, virtual base class, etc., when there is a less runtime overhead, and when the less runtime library using solutions are available. Selectively removed (deconfigured) features could be template, runtime type identification, multiple inheritance, exceptional handling, virtual base classes. 1 O atreams and foundation classes. [Examples of foundation classes are GUIs (Graphic User

logestaces). Exemplary GUIs are the buttons, checkboxes or radios.] An embedded system C++ compiler (other than gcc) is Diab compiler from Diab Data. It also ovides the target (embedded system processor) specific optimisation of the codes. The runtime analysis tools check the expected runtime error and give a profile that is visually interactive.

7.14 EMBEDDED PROGRAMMING IN JAVA

7.14.1 Java Programming Basics

lava programming starts from coding for the classes. A class has members. A field is like a variable or struct to C. A method defines the operations on the fields, similar to function in C. Table 7.3 are summarises basics uses and show exemplary uses Instance fields and instance methods of class are summarises basics uses and show exemplary uses Instance fields and instance methods of class are summarises basics uses and show exemplary uses Instance fields and instance methods of class are summarises, whose new instances are also created as when the objects are created from the class. Class members, whose new instances are also created as when the objects are created from the class. is a named set of codes that has a number of members such as data fields (variables), and methods (functions). Class is used to create objects with instances of these members. The operations are done on the objects by passing the messages to the objects in object-oriented programming. Each class is a logical group with an identity, a state and a behavior specification.

Table 7.3 Java program elements

	Table 7.3 Java programme	Example(s) of its use
Java Program Element Local Vanable	Explanation A variable within a block of codes that is defined imade the curly braces and has turned scope.	(for tint i = 0; int to- talOfMarks = 0; i<5; i++) itotalOfMarks = = subjectMarks[i]; i; return totlaOfMarks[i]. Here, is local varnable The r does not have any scope ounside the 'for loop'.
Tastance Method	Blocks of Java codes, which are given a same, a call (invocation) is made by other Java codes that can also pass (transmi) the needed reference to the values, parameters, etc.	findTotalMarks () ()

Table 7.3 (Contd.)	Example(s) of its use
Java Program Element Instance Field	An identifier with a name using which, a declaration is made in a Java class. It adeclaration is made in a Java class. It class and will also be in the objects crecitas and will also be in the objects crecitation.
Class	instances of the class. A class is a basic structural unit in a Java program. A class consists of data fields and methods that operate on the fields. A class is a group of objects with smilar and some constant of the class consists of smile float find float floa
inheritance	relationships. A class is used to create objects as its instances. Java Class inherits members when a Java class is extended from a parent class called super class. The inherited instance fields and methods can be overridden by fields and methods can be overridden by the class of class. Methods and be overridden by the class of class bank Details.
Interface	ods can be overloaded them for different number of arguments. Them for different number of arguments them for different number of arguments. The following them for the same of the same o
Data Types	ods specified at the Institute data types. Java Class uses primitive data types. Byte (8-bit), shot (16-bit), int (32-bit, long (64-bit, float, double, char (16-bit). Java Class uses reference data types. A reference can be Class type in which there are groups of fields and methods to there are groups of fields and methods to there are groups of fields and methods to the data of the count
Exception	operate on the fields. Afterward array type in which there are groups of objects as array elements. Java has built-in exception classes. The occurrences of exceptional conditions are handled when exception is thrown is also possible to define exception conditions in a program so that exceptions are thrown from try block codes and caught by catch-exception method.

7.14.2 Java Programming Advantages

Java has advantages for embedded programming as follows:

- *T. Java is completely an OOP language. Java program starts with classes. Application program consists of classes and interfaces.
- 2. There is a huge class library on the network that makes program development quick.

A. Java has in-built support for creating multiple threads. It obviates the need for an operating system

(OS) based scheduler for handling the tasks.

5-Java generates the byte codes. These are executed on an installed JVM (Java Virtual Machine) on a machine. Virtual machine takes the Java byte codes in the input and runs on the given platform [(processor, system and OS);[Virtual Machine (VM) in embedded systems is stored at the ROM.] Therefore, Java codes can host on diverse platforms. Platform independence in hosting the compiled codes permit Java for network applications.

6. Platform independence gives portability with respect to the processor and the OS used. Java is

considered as write once and run anywhere.

Java is the language for most Web applications and allows machines of different types to eommunicate on the Web.

8. Java is easier to learn by a C++ programmer.

9. Java does not permit pointer manipulation instructions. So it is robust in the sense that memory leaks and memory related errors do not occur. A memory leak occurs, for example, when attempting to write to the end of a bounded array.

10. Java does not permit dual way of object manipulation by value and reference. There are no struc, enum, typedef and union. Java does not permit multiple inheritances and operator overloading,

except for + sign used for string concatenation.

7.14.3 Disadvantages of Java

Java has following disadvantages for embedded programming as follows:

Y. Since Java codes are first interpreted by the JVM, it runs comparatively slowly. Java byte codes can be converted to native machine codes for fast running using Just-In-Time (JIT) compilation.

2. Tava byte codes that are generated need a larger memory. An embedded Java system may need a minimum of 512 kB ROM and 512 kB RAM because of the need to first install JVM and run the application.

Java objects bind state and behavior by the instance of a Java class. Java has large number of readily available classes for the I/O stream, network and security. Object-oriented features and ready availability of classes make a large program development simpler task. JVM is configured to minimise memory needs and runtime overheads in the system. Java programs possess the ability to run under restricted permissions.

,om

1 1 10000 3 3

1. Polling for Events-Based Model

A program model is polling in a cyclic loop. Polling is for the events, state variables, messages and signals. Polling is performed using switch-case statements. A function is called for each event, state, message or signal found in the loop.

Figure 8.1 shows a polling for events-based model for an automatic chocolate-vending machine (ACVM). The following functions run on events:

- A poll for interrupt event from coin-insert port when a coin is inserted, and if event found then run ISR read_user_input () for obtaining input for the choice of chocolate from the customer.
- A poll for port message posted for delivering chocolate and if message found then run deliver_ chocolate (port_message).
- 3. A poll for display message posted for display and if message found then run function display (display_message), else display (idle state message).

Interrupt on user-coin insert after message muc display (idle_state) ISR on interrupt Run code for display Poll for message for menu-choice selected muc and interrupt event ec at coin insert port when a coin is inserted; case (event = e_c) execute Wait for message read user_input() Poll for port message posted for delivering chocolate m_{dc} Case (message = m_{dc}) execute deliver_chocolate (); Case (message = m_{disp} execute display () else display (idle_state); deliver_chocolate() dispaly () read_user_input () event ec. Run code_fordisplay Run code Run code message as per m_{disp} Message m_{disp} Message mac Signal message m_{dc} message m_{disp}

2. Sequential Program Model

A sequential programming model is to execute multiple function calls within a function in a sequential order. ISRs provide short period deviations from the sequence, execute short codes for servicing the interrupts and send the function pointers as messages inserted into the queue. Even then, the pointed functions are executed in sequential first-in first-out (FIFO) order.

Example 8.2

Figure 8.2 shows a sequential program model for an automatic chocolate-vending machine (ACVM). The following functions run in sequence.

- 1. Run function get_user_input () for obtaining input for the choice of chocolate from the customer.
- 2. Run function read_coins () for reading the coins inserted into the ACVM for the cost of chocolate.
- 3. Run function deliver_chocolate for delivering the chocolate.
- 4. Run function display_thanks for displaying 'Collect the nice chocolate. Visit again!'




Fig. 8.3 Sequential Programming Model of an ACVM

3. Concurrent Processes and InterProcess Communication Model

A programming model is that which has several concurrent tasks (or processes or threads) and each task has sequential codes in an infinite loop. An OS controls the order of priorities for execution or controls the time slice allotted for execution of a task. A task posts an interprocess message or signal to OS, which passes it to another task waiting for that message or signal. A task, which gets a message or signal from the OS, runs and remaining tasks remain in blocked (wait) state. Example 8.3 gives the concurrent process model for the program model in Example 8.2.

Example 8.3

Figure 8.3 shows a program model based on concurrent running of the processes in an ACVM. Assume that the program consists of the following processes, which run concurrently.

 Process get_user_input() for a user interrupt service. It obtains input for the choice of chocolate from the child. It posts interprocess signal for process read_coins.

4

the ii) De

Process read_coins() waits for the signal of get_user_input() and when Os signals, it starts
and read coins inserted in the ACVM for the cost of chocolate. It posts an interprocess signal for
process deliver chocolate () and also posts a signal to process display wait() to start.

 Process deliver_chocolate() waits for signal of read_coins() and when OS signals, it starts and delivers the chocolate as per choice input at step 1. It posts an inter process signal for display_thanks().

 Process display_wait() waits for signal of read_coins() and when OS signals, it starts displaying 'Wait few moments!'

 Process display_thanks() waits for signal of deliver_chocolate () and when OS signals, it starts displaying 'Collect the nice chocolate. Visit again!'




Fig. 8.3 Concurrent processing programming model of an ACVM

4. Object-Oriented Programming Model

An object is characterised by its identity (a reference to it that holds its state and behavior). State of object means its data, property, fields and attributes. Behavior means operations, method or methods, which can manipulate the state. Objects are created from the instances of a class. Defining the logically related group makes a class.

Class defines the state and behavior. It has internal user-level fields for its state and behavior. It defines the methods of processing the fields. A class can thus create many objects by copying the group and making it functional. Each object is functional. Each object can interact with other objects to process the states as per the defined behavior. A set of classes and their objects then create an application program. An object-oriented language is used for the following features:

- (a) Data encapsulation within an object
- (b) Re-usable objects or set of objects defined, that are common within a program or between the many applications
- (c) Abstraction of data fields and methods in a class
- (d) Creation of new objects creation a inherited class, which extends or redefines or overrides data fields and methods of a class.
- (e) Creation of new objects using polymorphism.

An object-based model is used instead of ACVM sequential program and processes-based models. Figure 8.4 shows the features of classes objects, and inheritance interface in a model for an ACVM. The following can be the classes and objects.




Fig. 8.4 Classes and objects and inheritance and interface features in a program model based for the ACVM

- Class GUI for graphic-user interaction. It has two methods, display_menu () and get_user_input () for obtaining input for the choice of chocolate from the customer. It has the method set_choice () to set the choice selected.
- Class Read Coins () for reading the coins inserted. It has a method readcoin (). readcoin () reads one, two and five rupee coins from three ports and a method sum () for summing the total coins.
- Class Deliver_chocolate. It has methods, get_choice () to get the choice and deliver () for delivering the chocolate.
- Class MsgDisplay. It has methods display_wait () and display_thanks () for display
 wait message and thank message.



8.2.3 Synchronous Data Flow Graph (SDFG) Model

When there are number of tokens (inputs) required for a computation to generate number of tokens (outputs) in a single firing, the data flow is said to be synchronous. The SDFG model is as follows. Let an arc represent a buffer in physical memory. The arc can contain one or more initial tokens with the delays. A token, till it is received at the vertex, does not fire the computations at a vertex. Vertices (circles) in this graph are called the actors. Actors do the computations. An actor also represents a complete DFG within itself. An edge between the vertices (arcs with an arrow for the direction) represents a queue of output values from one vertex and a queue of input values to another vertex. Edges carry the values from one actor to another.

Tramble 8.7

Let X and Y be two sets of instructions that once fired (started), and do not need any further inputs from any source during the computations. Let X generate the output values (tokens/data) a, b and c. Let Y get the input values (tokens/data), a, c, i and j and let i have a delay. The number of inputs to Y need not equal the number of outputs from X. Y gets additional inputs and does not need all the outputs from X. These computations and data are now modeled by a directed data flow graph that exists from X to Y. The number of outputs and inputs are labeled near the arc-origin and arc-end.

Figure 8.9 shows actors (vertices, which does the computations on firing) and arcs in a directed graph between X and Y. The figure shows the outputs a, b and c and inputs a, c, i and j. The i is with a delay (dot). The dot on an arc represents the initial token(s) in an SDFG model. Then an initial token may also represent a delay that is shown by a dot on the edges of SDFG. If there are more than one initial token the number of initial tokens are mentioned on the dot. The i and j are initial tokens for the vertex Y showing that i has a delay.




Fig. 8.9 Actors and arcs in a directed graph between X and Y, outputs a, b and c at X, and inputs a, c, i and j at Y; i is with a delay (dot)

A number of vertices may be present in a system. All computations are static scheduled in SDFG execution at each vertex (firing elements for the computations and creating another set of output tokens). SDFG model program translates into a sequential model program.

An SDFG model is like a DFG, but also models the delays as well as the number of inputs and outputs. The edges directed to the circle can be assumed to have a physical memory buffer and until the buffer has the data, the computations do not fire.

8.3 STATE-MACHINE PROGRAMMING MODELS FOR EVENT-CONTROLLED PROGRAMS

A program's output or actions for present input may depend on the previous input and output conditions. It means the previous state is also input along with the new input to determine the program's next state.

web service

Embedded sys

Program Modeling Concepts

A program model means that there are different states and the model considers a system as a which is producing the states one after another until it returns to the initial state.

8.3.1 State-Machine Programming Model

A state-machine is a model in which it is assumed that there are states and state transition functions, which produce the states. A state transition function is a function which changes a state to its next state.

Example 8.8

- A display may have different states. A state corresponds to a displayed menu, and the program
 action depends on the previous display state (menu). The program is sequentially polled for the
 screen state and menu choice selected by the user.
- 2. A mobile phone has nine keys marked w, e, r, s, d, f, z, x, c as well as 1, 2, 3, 4, 5, 6, 7, 8, 9. When a phone number is dialed, the keys interpret as 1, 2, ..., 8 and 9. When SMS message is keyed-in then a key inputs a number, 1, 2, ..., 8 or 9 if marked * is keyed-in before else inputs an alphabet w, e, ..., x or c.
- If case-shift key 'aA' is keyed in then an upper case alphabet is output on keying-in a character f
 previous state is lower case alphabet. Else, vice-versa shift of Case takes place.
- 4. A telephone system has five finite states, Idle, Receiving a ring, Dialing, Connected and Exchangi messages.
 - a. Consider an example of the running state in a timer. The count-input is the clock-input. The changed count value is the output. The output function is the increment in the count value. The state transition function is the time-out on overflow when a predetermined numbers count-inputs are reached. A timer has four finite states: 'Idle', 'Start', 'Running' and 'finishes.
 - (a) 'Idle' State: It starts state transition on loading an input, numTicks (number of ticks at which the timer finishes).
 - (b) 'Running' State. On each clock input for decrement, the count value decrements.
 - (c) 'Finish' State: Program flows to finished state. This is when the count value reaches 0.
- 5. A task has four finite states idle, ready (waiting), running and finished. An output from one state becomes the input to next state. A token from OS scheduler changes a task state.

When is a system modeled as the states and state machine? Frequently, there are inputs to a program that change the state of a system to a new state, and generate outputs, which may also be the inputs for the next state. Now, it can be assumed that in a model the running of the program and its flow can be considered as running of a machine which generate the states. The program flow can be modeled simply by interstate transitions (from one state to another) from next state transition functions (Moore model) or next output state transition functions (Mealy model).

There can be transition of the present state to the next state, which depends on the inputs and state transition function. A set of outputs represents a state in Moore model and a set of outputs represents a state transition in Mealy model.

Let a circle represents a state and let a directed arc (or an arrow) represent the program flow from a state to another.

The steps that model or represent the states and interstate transitions in a data path are as follows.

- A transition to a new state occurs from the previous state on an event (input). The event may be setting a value of certain parameter or the result of the execution of certain codes. A transition may also be interrupt-flag driven (after a flag sets), semaphore driven or interrupt-source servicingneed driven.
- A state can receive multiple tokens (inputs, messages, flags interrupts or semaphores) from another state(s). A token (event) is used here as a general term that means either an input or event-input.

Architecture, Programming and Design

An event-input characteristic is that it is asynchronous (one never knows when an event may happen) An event-input may happen when there is setting or resetting of a flag. It may occur when there is (i) a semaphore given or taken, or (ii) some indication for a resource or signal or data-item generated, or (iii) completion of execution of a set of codes.

3. A state can generate multiple tokens (outputs, messages, flags interrupts or semaphores). An output or set of outputs and variables identify a next state on mapping the inputs, variables and previous states using the output-state transition (action) function (Mealy model). A flag indicating sate condition or a set of codes being executed or a set of values of certain parameters identifies a next state on mapping the inputs, variables and previous states using the next-state transition function (Moore model).

The state machine model is a model in which running program and its flow can be considered as running of a machine, which generates states. The program flow can be modeled simply by interstate transitions (from one state to another) from next state transition functions (Moore model) or next output state transition functions (Mealy model). A circle represents a state and running program codes and a directed arc (or an arrow) represent the program flow in one state to another.

8.3.2 Finite States Machine (FSM) Model

The FSM model states that there is finite number of possible states in a system, and a system can only be in one of these states at an instance.

When modeling a process as finite state machine (FSM), the software designer specifies the following for each state.

- 1. A state among one of a finite number of states.
- 2. Finite set of inputs (tokens, event flags or status flags) with their values for the state.
- 3. Finite actions (for example computations) during the state and finite set of outputs with their possible values (or tokens, event flags or status flags) and an output (action) function for the state that gives the outputs.
- 4. State transition function for each state to take it to the next state.

Example 8.9

Figure 8.10 shows the FSM states in a program model of an ACVM. AVCM has four finite states—get_user_input (), read_coins (), deliver_chocolate and display_thanks. An output from one state becomes the input to next state. A signal from OS scheduler or interrupt from user changes an ACVM state.




Fig. 8.10 FSM states in a program model for ACVM



8.3.3 FSM State Tables

When an FSM model is represented graphically with circles and directed arcs, it becomes complex in the case of a complex process with large number of states. A *state table* can then be designed for representation of every state in its rows to design software using the model. The following columns are made for each row.

Present State name or identification \(\sqrt{Y}\)

Action(s) at the state until some event(s)

The events (tokens) that cause the execution of state transition function

Output(s) from the state output function(s)

Next State

Expected Time Interval for finishing the transitions to a new state after the event.

The coding using each row can now be easily done as follows.

```
while (presentState) {action ( ); if (event = ....; token = ....)
{output = ....; stateTransitionFunction ( ); };)
or
Switch (State)
Case presentState: action ( ); if (event = ....; token = ....)
{output = ....; stateTransitionFunction ( ); };)'
```

Here, presentState is a Boolean, which is true as long as the present state continues and turns false on transition to the next. The action () is a function that executes at the state. If certain events occur and tokens are received (for example, clock input in a timer), a state transition function, stateTransitionFunction, is executed which also makes presentState = false and transition occurs to the next state by setting nextState (a Boolean variable) = true.

Example 8.10

Figure 8.11 shows the states, state transitions, events, outputs from state output function and finite number of state transitions of a mobile phone key marked as w. Total number of states are finite in number. State variables of state S are state_phone, state_sms, aA_key, alt_key, key, w, sign_key. Three keys are aA, alt and sign, and only one is active at an instant.

State_phone active means the mobile is in dial a phone mode. State_sms active means the mobile is in sms keying-in mode.

When state_phone is active, state_sms is inactive, aA_key = inactive, alt_key = inactive, key_w = inactive, sign_key = inactive then key_w output state = 0 (idle). When key_w interrupt event activates then key_w output state undergoes transition to 'l'. It means when S (state_phone, state_sms, aA_key, alt_key, key_w, sign_key) undergoes transition from initial state S(1, 0, 0, 0, 0) to state S(1, 0, 0, 0, 1).

(0) then state transition function generates key_w_output = 'l'. ['l' means character 1. 1 means active. '0' means character 0 and 0 means inactive.]

When S (0,1, 0, 0, 0, 0) then on interrupt from key_w the next state is S(0,1,0,1, 0) and output key_w_output = 'w'.

nits


vicing

P5 -++

wes.

QW-

Tavo



Arrows show state transition to next state on a software interrupt (signal for the transition) or hardware interrupt

State S (state_phone, state_sms, aA_key, alt_key, key_w, sign_key) undergoing state transitions and finite number of state transitions for S in mobile phone alphanumeric Qwerty keypad

Laurapie 5.11

Make a state table for the FSM in Example 8.10. Table 8.1 gives the state table for the key 'w' in alphanumeric keypad of a mobile.

State table for the key 'w' State S (state_phone, state_sms, aA_key, alt_key, key_w, sign_key) in alphanumeric keypad

		nterrupt flag ki	d		
以 为中央。	Call St.			key_w_output	in Janus
5 (1,0,0,0,0,0)	wait	0	S (1,0,0,0,0,0)	0	0
5 (1,0,0,0,0,0)	wait	1	S (1,0,0,0,1, 0)	'1'	0
5 (0,1,0,0,0,0)	wait	0	S (0,1,0,0,0,0)	0	0
\$ (0,1,0,0,0,0)	wait	1	S (0,1,0,0,1, 0)	'w'	0
5 (0,1,1,0,0, 0)	wait	0	S (0,1,0,0,0, 0)	0	0
5 (0,1,1,0,0,0)	wait	1	S (0,1,0,0,1,0)	'W'	0
5 (0,1,1,0,0, 0)	wait	0	S (0,1,1,0,0,0)	0	0
5 (0,1,1,0,0, 0)	wait	1	S (0,1,1,0,1,0)	'w'	0
5 (0,1,0,1,0,0)	wait	0	S (0,1,0,0,0,0)	0	0
S (0,1,0,1,0, 0)	wait	1	S (0,1,0,0,1,0)	'1'	0

```
# define true i
# define false 0
                                                                                                      election
# define state0 "000000"
# define state1 "100000"
# define state3 "010000"
# define state5 "011000"
# define state7 "010100"
# define state2 "100010"
# define state4 "010010"
# define state6 "011010"
# define state8 "010110"
void Key_w_FSM () {
boolean idle_state
char key_w_output;
key_w_output = idlestate;
kwl =0:
State = State0;
while (true) { /* An infinite loop */
/* function display ("x") shows character x on the screen, display (0) shows idle state which means same
as before and function cursor_next (-) moves the cursor position to the next when keying in a phone
number or SMS text message. */
Switch (State) {***********************/
State0: if (kwl == 0) { idleState = 1; display (0); /* No change*/}
State1: if (kwl == 0) { idleState = 1; display (0 ); /* No change*/};
if (kwl == 1) { idleState = 0; State = State 2; key_w_output = '1'; display ('1'); /* display character 1*/}
cursor_next (); kwl == 0; idleState = 1;
 break:
 State3: if (kwl == 0) { idleState = 1; display (0 ); /* No change*/};
 if (kwl == 1 && kw_state =0) { idleState = 0;State = State 4; key_w_output = 'w';State display ('w' ); /*
 display character w*/};
 cursor_next (); kwl == 0; idleState = 1;
 State5: if (kwl == 0) { idleState = 1; display (0 ); /* No change*/};
 if (kwl == 1 && kw_state = 'w') { State = State 6; key_w_output = 'W'; display ('W'); /* display character W*/;
 if (kwl == 1 && kw_state = 'W') { State = State 4; key_w_output = 'w'; display ('w' ); /* display character w */);
 cursor_next (); kwl == 0; .
 break:
 State7: if (kwl == 0) \{ idleState = 1; display (0); /* No change*/ \};
 if (kwl == 1) { State = State 8; display ('1'); /* display character 1*/};
 cursor_next (); kwl == 0; idleState = 1;
 break;
  /*-----*/
  State = State0;} /* End of While infinite loop */
  } /* End of Key_w_FSM */
```

A finite state machine model assumes the finite number of states and reduces the programming tasks to the following. (i) Coding for each state transition function and each output function. The FSM model is appropriate for one process at a time, for the sequential flows from one state to the next state, and for controlled flow of the program. When using an FSM model, a state table representation becomes very handy while coding.

MODELING OF MULTIPROCESSOR SYSTEMS

8.4.1 Multiprocessor Systems

A large complex program can be partitioned into tasks (or processes or threads), ISRs and sets of instructions. The tasks and ISRs can run concurrently on different processors and by an appropriate mechanism. Tasks can communicate with each other.

Example 8.13

(a) Assume a large program has four tasks: task 1, task 2, task 3 and task 4. It has 4 ISRs, ISR_A, ISR_B, ISR_C and ISR_D. Assume a processor PA is statically scheduled to run task 2, task 4, ISR_B, and ISR_D. Processor PB is statically scheduled to run task1, task 3, ISR_A, and ISR_C. Figure 8.12(a) shows the scheduling on two processors.

(b) Assume a large program has four tasks: task 1, task 2, task 3 and task 4. It has 4 ISRs, ISR_A, ISR_B, ISR_C and ISR_D. Assume a processor has a dual core with one core is statically scheduled to run the tasks and other the ISRs. ISRs sends the messages to the tasks running on other core. Figure 8.12(b) shows the scheduling on a dual-core processor.




Fig. 8.12 (a) Static scheduling of tasks and ISRs on two processors (b) Static scheduling on two processor cores

Scanned with CamScanner

1-3 logned, n. metoug

The problem is how to partition the program into tasks or sets of instructions between the various processors, and then how to schedule the instructions and data over the available processor times and resources so that there is optimum performance. Should there be static scheduling for running one task on one processor? Then, suppose one processor finishes computations earlier than the other. What is the performance cost? Performance cost is more if there is idle time left from the available. What is the performance cost if one task needs to send a message to another and the other waits (blocks) till the message is received? Following are the problems in modeling the processing of instructions in a multiprocessor system:

- 1. Partitioning of processes instruction sets and instruction(s).
- 2. Concurrent processing of processes on each processor.
- 3. The static scheduling by compiler, analogous to scheduling in a superscalar processor. Each superscalar processor has multiple processing units in parallel.
- 4. When superscalar units are present in a processor, it means two or more pipelines of instructions are executed in parallel. A pipeline has number of stages (3 to 9) and different instructions are at different stages. The problem then, is not only scheduling of concurrent processing instructions on different processors, but also scheduling of concurrent processing instructions on each superscalar unit and pipeline in the processor.
- 5. Hardware scheduling, for example, whether static scheduling of hardware (processors and memories) is feasible or not. [It is simpler and its use depends on the types of instructions when it does not affect the system performance.]
- Static scheduling issue [for example, when the performance is not affected and when the processing
 actions are predictable and synchronous.]
- 7. Synchronising issues; synchronisation means use of interprocessor or process communications (IPCs) such that there is a definite order (precedence) in which the computations are fired on any processor in multiprocessor system. [IPC is a message or signal to another process or processor so that it can proceed further. Section 9.7 will describe the IPC in detail.]
- 8. Dynamic scheduling issues [for example, when the performance is affected when there are interrupts and when the services to the tasks are asynchronous. It is also relevant when there is pre-emptive scheduling as that is also asynchronous.]
- Scheduling of the instructions, SIMDs (single instruction multiple data), MIMDs (multiple instructions and multiple data) and VLIWs (very large instruction words within each process and scheduling them for each processor.

Several methods of scheduling and synchronising can be used for execution of the instructions, SIMDs, MIMDs, and VLIWs in a multiprocessor system. Scheduling is done after analysing the scheduling and synchronising options.

Consider two processors, PA and PB, interfaced with the memory in a system.

- Case 1 The processors share the same address space through a common bus, called tight coupling between processors.
- Case 2 The processors have different autonomous address spaces (like in a network) as well as shared data sets and arrays, called <u>loose coupling</u>. Figures 8.13(a) and (b) show both the cases.
- Case 3 The processors share the memories in alternative bus architecture, for example, three-dimensional mesh, ring, torrid or tree in place of a shared bus between the different tightly coupled processors.




Fig. 8.13 (a) Tightly coupled processors sharing the same address space while processing multiple tasks (b) Loosely coupled processors having separate autonomous address spaces as in a network as well as shared address space for data sets and arrays

Processors process concurrently as follows:

- One way of concurrent processing is to schedule each task so that it is executed on-different processors and to synchronise the tasks by some interprocessor communication mechanism.
- 2. The second way is, when an SMID, MIMD or VLIW instruction has different data, each task is processed on different processors (tightly coupled processing) for different data. This is analogous to the execution of a VLIW in TMS320C6, a recent Texas Instruments DSP series processor. It employs two identical sets of four units and a VLIW instruction word can be within 4 and 32 bytes. It has instruction-level parallelism when a compiler schedules such that, the processors run the different instruction elements into the different units in parallel.

Note: The compiler does *static scheduling for VLIWs*. Static scheduling is one in which a compiler compiles such that the codes are run on different processors or processing units as per the schedule decided, and this schedule remains static during the program run even if a processor waits for the others to finish the scheduled processing.

3. An alternate way is that a task instruction is executed on the same processor, or different instructions of a task can be done on different processors (loosely coupled). A compiler schedules the various instructions of the tasks among the processors at an instance.

8.4.2 Applications of the Graphs to Multiprocessor Systems: Partitioning and Scheduling

When there are multiple processors in parallel, the partitioning of a program is done as follows:

- There is a minimum number of IPCs so that the total time of IPC delays (waiting periods)
 minimises.
- 2. There is load balancing. Each processor has the least waiting time by sharing the processing load.
- 3. The performance cost minimises. Performance cost means the execution time required (a) for computations for the tokens and delays at the edge (communication time), (b) the computation time before firing (computations) by a vertex (transition), and (c) context switch time.

The graph of a program thus partitions into the functions, tasks or threads. One of three tonos strategies can schedule a program for running.

1. (a) Each task or function is executed on an assigned processor. (b) Each task or function is executed on different processors at different periods. (c) Instructions of four different tasks partitioned on two processors. (d) Instructions of four different tasks partitioned and scheduled on two processors differently in different periods. [Figures-8-14(a)-to-8.14(d) show these four partitioning and scheduling strategies.]




Fig. 8.14 (a) Each task or function is executed on an assigned processor (b) Each task or function is executed on different processors at different periods (c) Instructions of four different tasks partitioned on two processors (d) Instructions of four different tasks partitioned and scheduled on two processors differently in different periods

enchina mo

dama cama a

fall into

Architecture, Programming and Design

Each set of data is partitioned in a VLIW instruction and is executed on different processors, which execute the same program. Consider a matrix addition process. Each row can be added on a different processor when the data of the rows are partitioned among the processors. Such data partitioning is preferred when processing a DSP-VLIW.

A combined partitioning is done both at data level as well as task (or function) level. Different functions themselves may run concurrently on different processors but at the micro or atomic level,

data is partitioned and the instructions are run.

Partitioning and scheduling of vertices can be done in number of ways. (a) Each task or function is executed on an assigned processor. (b) Each task or function is executed on the different processors at different periods. (c) Instructions of four different tasks partitioned on two processors. (d) Instructions of four different tasks partitioned and scheduled on two processors differently in different periods. (e) Data partitioning in case of SIMDs, MIMDs and VLIWs.

8.5 | UML MODELING

Concepts used in object-oriented language are also used in software designing.

 Object-oriented design has feature of re-usability of the defined software components as object or set of objects (reusable components), New components can be abstracted from the existing. New components and object designs are created by the object inheritances and polymorphs.

Information encapsulates within a designed component or object.

2. An object characterises by its identity (a reference to it that holds its state and behavior), by its state (its designs for data, property, fields, attributes and algorithms) and by its behavior (method or methods that can manipulate the state of the design).

3. New object designs are created as the instances of a class. Class defines the state, attributes, operations and behavior of a design concept. It has internal user-level fields for its state and

behavior. It defines the ways of using the designs.

- 4. A class can then create many component objects (designs) by copying the group and making designs functional. Each design is a functional design. Each object design can interface with other designs to process the states as per the defined behavior.
- A set of classes then gives the complete software design for a system.

UML is a Unified (common) Modeling Language for any general system for which objectoriented analysis and design are feasible and which can be abstracted by models. Unification in UML means its common applicability to many designs or processes. We can then model the following by a similar set of diagrams: (i) Software Visualising, (ii) Data Design(s), (iii) Algorithm Design(s), (iv) Software Design(s), (v) Software specifications, (vi) Software Development Process, and (vii) An Industrial Process.

UML is a language for modeling. Details of the language can be learnt from standard textbooks. Following is a description of UML features and its applications in designing of embedded systems.

Figures 8.15(a) to (f) show six basic UML elements: class, package, stereotype, object, anonymous object and state.




Fig. 8.15 Representation of UML basic elements: (a) Class (active class and abstract or inactive class) (b) Package (c) Stereotype (d) Object (e) Anonymous object (f) State

Table 8.2 gives its elements.

Table 8.2 UML basic elements

Modeling Diagram	What does it Model • and Show?	Exemplary Diagrammatic Representation
Class	Class defines the states, attributes and behavior. A class can be active or abstract.	Rectangular box with divisions [Figure 8.15(a)] for class names, for its identity, attributes, and behaviors (operations, methods, routines, or functions)
Abstract Class	A class, in general, may be abstract when either one or more states, operations or behaviors not completely defined, being in an abstract stage, or when it is not for creating objects but only a class, which extends that class and implements the abstract behaviors (methods) and specifies the	Rectangular box with divisions for class names for its identity, attributes, and operations, but with prefix abstract with each abstract behavior and attribute

10.1.1 OS Services Goal

OS services Goal of perfection and correctness. OS facilitates the following:

- L'Easy sharing of resources as per schedule and allocations. Resources mean processor(s) memory, I/O, devices, pipes, sockets, system timer, keyboard, displays, printer and other such uses any resource until it has been allocated by the OS at a given instance resources, which processes (tasks of threads) request from the OS. No processing task or thread
- 2. Easy implementation of application software with the given system hardware. An application uses the OS functions and processes which are provided in the OS
- 3. Scheduling, context switching and interrupt-servicing mechanisms
- Management of the processes, tasks, threads, memory, IPCs, devices, and other functions and deletion. [Management means creation, resources allocation, resources freeing, scheduling or synchronising
- S. Elles, I/O and Network subsystems and protocols.
- Portability of the application on different hardware configurations.
- Interoperability of the application on different networks.
- 8. Common set of interfaces that integrates various devices and applications through standard and open systems
- Easy use of the interfacing functions, GUIs and APIs.
- 40. Maximising the system performance to let different processes (or tasks or threads) share the are tasks as follows: obtaining illegal access to other task data directly without system calls resources most efficiently. OS provides the protection and security. Examples of security breact stacks in memory overflow of stack areas into the memory, and overlaying of process and control blocks and threat

10.1.2 User and Supervisory Mode Structure

When using an OS, the processor in the system runs in two modes. There is a clock, called system clock. At every clock tick of system-clock, there is an interrupt. On interrupt, the system time updates functions in the OS, the system context switches back to user mode. the system context switches to supervisory mode from the user mode. After completing the supervisory

Architecture, Programming and Design

1.01 alging

0.1.4 Kernet

SO

OS Interface

the one provided at the OS

System Software other than

ς

gros vernel space. Therefore, the threads execute fast. FIOS permits running of the processes, tasks and threads in supervisory mode (kernel mode) and

101 gives the layers at the structure in the system. Structure E.I.

Table 10.1 Layers in the System Structure

tion and system software so that it is able to run on the processor (IAA) sostrain! Provides the interface (for inputs and outputs) between applica-Application Programming Executes as per the applications run on the given system hard-ware using the interfaces and the system software Application Software Actions Top-down Siructure Layers

Kernel supervisory mode services, file management and other Interface (for inputs and outputs) between the above layers and OS provided by the OS service functions. This layer gives the system software services other than those work and for certain device drivers, such as a multimedia device. OS may not have the functions, for example, for a specific netusing the given system software.

cal devices, timers, and buses for devices networking. Processor(s), memories, buses, interfacing circuits, ports, physi-Нагамите (processor, memory, ports and devices). Interfaces to let the functions execute on the given hardware Hardware - OS Interface imerious for the OS services

Kernel with file management and device management as part of the kernel in the given OS of the tohowing structural units. an OS is the middle layer/between the application and system hardware. An OS includes some or all

any other needed functions not provided for at the kernel 2 Kernel without file management and device management as part of the kernel in the given OS and

The kernel is the basic structural unit of any OS. Memory space of the kernel functions, data, and stack

The following are the functions (services) of the kernel. unit of the OS that operates in supervisory mode. The remaining part and application runs in user mode. is protected from access by any function call other than the system call. It can be defined as a secured

(d) Bevice management and device drivers (c) File management

(b) Memory management (aptrocess management

(c) I/O subsystem management

embedded systems using the microkemel of RTOS. This makes the kemel code small. kernel in a given OS. However, these functions may be outside the kernel in a given OS, especially in and thread in multithreading OS. Memory, file and device-management functions may be the part of When considering the processes controlled by an OS, a process also means task in multitasking OS.

10.2 | PROCESS MANAGEMENT

task and thread management.

Table 10.2 Process-management functions of the OS kernel

communication between the tasks, ISRs, ISTs and OS functions. semaphores, queues, mailboxes, pipes, sockets and RPCs. IPC enables using the IPCs such as signals, exception (error) handling signals, Processes synchronising by sending data as messages from one task to another. An OS effectively manages shared memory accesses by Inter Process Communication (IPC) Processes scheduling, for example, cyclic scheduling or priority sched-Scheduling which are known as system calls or by sending the message(s) Processing resource requests by processes made either by making calls ssing Resource Requests (Process Control Block). Enables process structure maintenance and its information at PCB Process Structure Maintenance Control Block). activation and deletion and create process structure at a PCB (Process Enables process creation, activation, running, blocking, resumption, de-Creation to Deletion Process Management Function

10.3 TIMER FUNCTIONS

SysClkIntr interrupts and which in turn enables use of number timer functions of OS. RTOS has a function for defining OS ticks per second, which defines the period of generation of the system timer function. High-resolution system-timer intervals can be defined by an OS function. Each The number of system ticks per second, which means number of SysClkIntr are 60 or can be set by a interrupt. An interrupt on a tick can be denoted by SysCklint (system real-time clock timer interrupt). System timer intervals are predefined by the number of RTC ticks which will cause system timer A real-time clock (hardware timer timeout) interrupts the system timer with a tick at regular interval

Example 10.2

1. (a) # define OS_TICK_PER_SEC 100 /*µCOS-il function to define the number of ticks per second = 100 before the beginning of the main () and the initiating the OS by OSInit () function*/.

(b) OSTICKINIT () /*µCOS-il function to initiate the defined number of ticks per second after the OSTICKINIT () /*µCOS-il function to initiate the defined number of ticks per second after the OS on the tick. It initiates 5/µCIkint interrupts every 10 ms */.

A Windows function ExSetTimerResolution enables definition of time resolution for 5/µCIkint interrupts of times per second. Windows 8-1 intervals. Default the timers cause 5/µCIkint interrupts 60 times per second. Windows 8-1 provides for Execution for 5/µCIkint interrupts of times per second. Windows 8-1 intervals.

Scanned with CamScanne

Real Time Operating Systems II. Basic Functions of OS and RIOS

SEE

Table 10.2 lists the process-management functions of the OS kernel. Process management also means

A has taken control of the CPU. The 15A continues execution of the codes needed for the inharmpt me and 2007A and merchin at a symposium comes A2d and A2d and merchin removes the probabilities of the second removes and and second removes the s Accounts at such that the RIOS Figure 111 shows these steps.

Lear the ISS code can post at 180 (mainless or message queue, or sunniphers). This waiting for that an increase is to inform the RIOS that an Everit II ASI IES there is instructe occurs, the process remaining in the CPO interrupts. Control such that gives directly to the ISL last the such as the ISL last the ISL with the such that the such th A DAMPINGO PARS 150 1921 Direct Call to an 15R by an interrupting Source acunes - umen to \$105 or 05 has an interrupt sear unit mechanism. Following sections explain these alternatives yet actionized to mercuality Codes for ISIS. HANDLING OF INTERRUPT-SOURCE CALLS agent ods eucle 2,01 canyl? Leas Greeny sendynt io AZI symanii guilang INTERRUPT ROUTINES IN RTOS ENVIRONMENT AND games contribute and technol 1 Rd morth traders no 2012 is keed extrative resime) supercon arms to survey Architects ods velt spitelisten (c) beat ods well 25M stratus so one beeg are; medianelisteness Anachoromas M.O. operations are at the variable dute-rainedic race. Account a previous of high process, should not blood during the M.O. game AZI act 1 AZI gambacoperation of resistore and anderious agreement suscential act gamericas act 2012 all 2018 of endother trill testinos node sounce Apriment des de betginnent a den a nodif of reflement made \$1.1 reft () where antermate states a subgranes well OM with a manufagness set from exceeds Exité (lies reflement mais set semaition OM automotheuse service amount nontrange OM automotheuse). Soins set leur set existent main set semaition OM automotheuse service amount nontrange OM automotheuse. I see sell set leur set existent Armation region () haves genuitum? militarl sets as bereatheuser song unab \$2.1 to \$2.3 to \$2.1 AZI gnibnoqsarioJ shi 1872. RTOS First Interrupting on an Interrupt, then RTOS Calling (second, but a misself even misself and dead music a to se misself of second-order Consistent the UCCS, LCCS, LCC Fore types of 10 operations, synchronus and neynchronous, may be used RNOS processors for the synchronous and neynchronous A AOI amountains of the synchronous and neynchronous AOI amountains of the synchronous and security Wanted States St Jones gradiente Oil se rees, se decembe m yes example, the serial count Control by sea a filler mathemary and meet A area must be sea with a sea of library Example 10.10 th screek OV ions sunstantil OV passes measured searce sales or the anticult masses-ail, disputes to another Commenciate assetting as another masses and provided at an O'l president action has been marked asset that were another more, and the masses are the another anot 200 or mission windled agreement has ARI share 20 foll delt suppression with resourced records turns between STREET, AND PROPERTY. 20 na ni mensys Oly lapage a m mensystial Oly R.D.I. alda7 The 1/1 period and the subspicions of CV for such continuous reprisents (Disonstrate for an article of the form 10 period on the marketin for the memory CV in the continuous forms of a Space of the subspicion (V.S. space). INDERTIFICATIONS

Fig. 10.2 RTOS first interrupting on an interrupt, then RTOS calling the corresponding DA

ALL ON

an

11040

por

13 m

201

.

Autor at that I thus

404 automations;

0.6.3 1/O Subsystems

The LO ports are the subsystems of OS device-management systems. Drivers use them to communicate with the many devices. The LO instructions depend on the hardware platform. I/O systems differ in the different OS. Table 10.9 lists subsystems of a typical I/O system.

Table 10.9 I/O Subsystem in a typical I/O system in an OS

Subsystems Hierarchy	Action(s) and layers between the subsystems
Application	An application having an I/O system. A sublayer may exist between the application and I/O basic functions.
I/O Basic Functions	Device-independent OS functions, for example, file-system functions for read and write, buffered I/O or file (block) read and write functions. A sublayer may also exist between basic I/O functions and I/O device driver functions.
1/O Device-Driver Functions	Device-dependent OS functions. A driver may interface with a set of library functions. For example, for serial communication device or network.
Device Hardware	Network or port or I/O interface card.

Syndhomore and Asyndronous IIIO

Two types of I/O operations, synchronous and asynchronous, may be used. RTOS provisions for separate functions for the synchronous and asynchronous I/Os. A traditional OS may support only synchronous I/Os.

Synchronous 1/O operations are at a certain fixed-data transfer rates. Therefore, a task (process) blocks until the completion of the I/O. For example, a write function, write () for 1 kB data transfer to a buffer. Synchronous I/O operation means once synchronous I/O initiates, the data transfer will block the task until 1 kB data gets transferred to the buffer. Similarly, read () once initiated, blocks the task lill 1 kB is read.

Asymchronous I/O operations are at the variable data-transfer rates, because a process of high priority should not block during the I/Os.


10.7 INTERRUPT ROUTINES IN RTOS ENVIRONMENT AND HANDLING OF INTERRUPT-SOURCE CALLS

An RTOS or OS has an interrupt-servicing mechanism. Following sections explain these alternatives for responding to interrupt.

10.7.1 Direct Call to an ISR by an Interrupting Source

When an interrupt occurs, the process running at the CPU interrupts. Context switching takes place directly to the ISR. An it interrupt source leads to switch to it ISR. ISR_i just sends an ISR entermessage at start for the RTOS. Figure 10.1 shows these steps.

Later the ISR code can post an IPC (mailbox or message queue, or semaphore). Task waiting for that PC does not start before the return from the ISR. The ISR enter message is to inform the RTOS that an R has taken control of the CPU. The ISR continues execution of the codes needed for the interrupt vice until the ISR exit message.



10.7.2 RTOS First Interrupting on an Interrupt, then RTOS Calling the Corresponding ISR

When a task is interrupted on i-th interrupt source then context first switches to RTOS. The RTOS for servicing the hardware interrupt, switches the context to corresponding ISR_i. The ISR during for servicing the hardware interrupt, switches the context to corresponding ISR_i. The ISR during for servicing the mailbox, queue or semaphore execution then can post one or more IPCs for the task(s) waiting for the mailbox, queue or semaphore execution then can post one or more IPCs on return from ISR_i. Context then switches from RTOS to message. Context switches back to RTOS on return from ISR_i. Context then switches from RTOS to message. The return from ISR_i. The RTOS to message.




Fig. 10.2 RTOS first interrupting on an interrupt, then RTOS calling the corresponding ISR

A

ends an ISR enter message to

program counter changes routine ISR Timer for the mer, which is programmed

is called. ISR Timer then

execution of the post Any task waiting for the to the ISR only after any

n RTOS Calling

queue or semaphore R_i. The ISR during

to RTOS. The RTOS

ches from RTOS to

nding ISR

the ISR must be short and it must simply post the messages for another task. This task runs Architecture, Programming and Design

he remaining codes whenever it is scheduled. The RTOS schedules only the tasks (processes) and arches the contexts between the tasks only. The ISR executes only during a temporary suspension

Example 10.11 An RTOS may provide for the ISRs such that the RTOS initiates running of the ISR calls from a

stronty ordered FIFO

There is a routine 4th ISR and two processes in three memory blocks other than the interrupted 4th task. Then the RTOS to get the notice of that, 4th task finishes the critical code till the context switch is permitted by higher priority ISR or process. The preemption point mean instruction where higher priority ISR or process. The preemption point is the last higher priority ISR or process. The preemption point is the last higher priority ISR or process.

has been created using a function OS ISR Create (). An ISR can share the memory heap with Consider mobile device. Assume that using an RTOS, the touch screen ISR, ISR-TouchScreen

finds which ISR or task should run next and context then switches to that. ISR. TouchScreenEventHandler. ISR return instruction causes context switch back to RTOS. RTOS taps the screen at a select icon or menu. The OS first lets presently running task run up to preemption point, then first the context switches to RTOS. RTOS then switches the context to IntConnect connects the touch-screen event with the event identifier in an interrupt handler, other ISRs. Heap means the data output generated during running of the codes. A function

s¢nding messages to interrupt Service Threads R TOS First Interrupts, Calls to corresponding ISR, then ISR

an RTOS can provide for two levels of interrupt-service routines, a first-level ISR (FLISR) and a slow-

evel ISR (SLISR). The FLISR can also be called hardware-interrupt ISR and the SLISR as software-

FLISR is called just the ISR in RTOS in Windows. SLISR is called Interrupt Service Thread (IST)

interrupt source call. Figure 10.1(c) shows the steps on the interrupt. procedure call (DPC) from the ISR. The i-th interrupt service thread (ISTi) is a thread to service an i-th worst case and best case latencies difference) for an interrupt service. An IST function is a deferred The use of FLISR reduces the interrupt latency (waiting period) for an interrupt service and jitter

per their priorities on return from the ISR. The ISR has the highest priority and preempts all pending source and its priority. The ISTs in the FIFO that have received the messages from the ISR execute as can post a message into the FIFO for the interrupt service thread (IST) after recognising the interrupt preemption point and call the ISR. The ISR executes after saving the context on to a stack. The ISR ask Any interrupt source causes the RTOS to get the notice of that, then finish the critical code till the There are the ISRs, number of ISTs, RTOS and tasks in the memory blocks other than the interrupted

When no ISR of IST is pending execution in the FIFO, the interrupted task runs.




Fig. 10.3 RTOS calling the corresponding ISR, the ISR sending message(s) to an interrupt-

initiate call or messages to ISTs into the FIFO. It is the IST, which runs the remaining codes as per priority-based schedule. The ISTs run in the kernel space. The ISTs does not lead to priority inversion and have the priority-inheritance mechanism. RTOS schedules the ISTs and tasks (processes), and switches the contexts between the ISTs and tasks. The ISRs must be short, run critical and necessary codes only, and then they must simply send the

Example 10.12

Consider Mac OS X. The Mac OS X is the RTOS for mobile Apple devices. An interrupt handler first receives the primary interrupt and then it then generates a software interrupt known as a secondary Interrupt. The secondary software interrupt is sent to an interrupt service thread.

The OS does not receive the actual interrupt but the low-level ones that intercept the interrupt. It calls a low-level (hardware level) ISR, LISR, resets the pending interrupt bit in the device interrupt. device-specific ISR, say, DISR, controller and calls a device-specific ISR, say, DISR, The DISR, posts a message to an IST, specific to the device. The message notifies to IST, that an interrupt has occurred, and then the DISR, returns to LISR. The LISR resets another pending interrupt bit in the device interrupt controller and calls the another

When no further interrupts are pending, the OS control returns to the currently executing thread, which was interrupted when the OS passed control to the USR.

codes, ISTs run as if a thread is running. The IST, are scheduled by the OS, the IST, finds that the interrupt has occurred, it starts and run the

0.7.4 Accepting an IPC Event by ISR

RTOS servicing mechanism provisions for following:

(M) ISBs have the higher priorities over tasks and most RTOS functions.

(b) An ISR should not wait for a semaphore, mailbox message or queue message. An ISR can use only other task or ISR section code to finish before the ISR can run. the accept function for the events. An ISR should not also wait for mutex, else it has to wait for

10.8 | INTRODUCTION TO REAL-TIME OPERATING SYSTEMS

require that system tasks and functions execute with real-time constraints. Real-time constraint means A Keal-Time Operating System (RTOS) is multitasking operation system for applications, which

transition to the state, reusy men any call to the RTOS occurs to enter the critical extra y. The preemption event takes place when any call to the RTOS, and if another higher priority task the extra property task the rection of th another higher priority task ready to run, on the switch of the flag to the latter. Task then under another higher priority task ready from blocked task state and runs after scheduling by scheduler transition to the state, ready flask from blocked task state and runs after scheduling by scheduler transition to the state, ready flask other any call to the RTOS occurs to enter the critical for sending the task message very [Now the preemption is before entering the critical section] be serviced (take control of the CPU). [Now the preemption is before entering the critical section] The preemption event takes present to the RTOS, and if another higher priority task then rectain for sending the task message (outputs) to the RTOS, and if another higher priority task then rectain for sending the task message (outputs). [Now the preemption is before entering the critical section.]

10.11 OS SECURITY ISSUES

or mix up of accesses of one by another becomes imperative. OS security issue is a critical issue or mix up of accesses of one by another becomes imperative. medication becomes imperuments and resources from any unauthorized writes into the PCB or resources, protection of memory and resources imperative. OS security issue is a critical interpretation of memory and resources. When a doctor has to treat many. As has to supervise multiple processes and their access in the medication becomes imperative. When an OS has to supervise multiple processes and their access to the medication becomes imperative. And resources from any unauthorized writes into the PCP. When a doctor has to treat multiple patients, protection of the patients from any confusion in the When a doctor has to treat multiple patients, protection of the patients from any confusion in the When a doctor has to treat multiple patients. mix up of accesses of which er it has a control of a system resource exclusively or whether at Each process determines whether it shares a resource common to a set of such that a control of a system resource common to a set of such that a control of a system resource common to a set of such that a control of a system resource common to a set of such that a control of a system resource exclusively or whether at

one process and a resource is shared with a defined set of processes. isolated from the other process and a free will have exclusive control over a process and a free memory blocks of a file will have exclusive configures when a recommendation of the memory and the memory blocks of a file will have exclusive configures when a recommendation of the memory blocks of a file will have exclusive control over a process and a free memory blocks of a file will have exclusive control over a process and a free memory blocks of a file will have exclusive control over a process and a free memory blocks of a file will have exclusive control over a process and a free memory blocks of a file will have exclusive control over a process and a free memory blocks of a file will have exclusive control over a process and a free memory blocks of a file will have exclusive control over a process and a free memory blocks of a file will have exclusive control over a process. example, a file or memory was the processes. The OS then configures when a resource is isolated in space will have the access to all the processes. Each process acterisations of whether it shares a resource common to a set of processes, or whether it shares a resource common to a set of processes its isolated from the other processes, or whether it shares a resource common to a set of processes in the shares are shared in the shared in the shares are shared in the shared i e process and a resource of the flexibility to change the configuration when needed, to fulfill the requirement of 32 memory blocks at an increase has a control of 32 memory blocks at an increase.

configures the system accordingly. Later when more processes are created, this can be reconfigured of all the processes. For example, a process has a control of 32 memory blocks at an instance and the of all the processes. security policy. For example, a system administrator can define the use of resources to the regions The OS should provide a protection mechanism and implement a system administrator (s) definition of the organization of the or

environment complicates this issue. of security policy for resources is a challenging issue before any OS software designer. The new large and authorized users (and hence their processes). and gain an unauthorized access. Thus, the implementation of protection mechanisms and enforcement mechanism for itself. An application-software programmer can find a hole in the protection mechanism What about issues of an application changing the OS configuration? The OS needs a protection

Table 10.12 lists the security functions.

10.10.1 Model for Preemptive Scheduling

An RTOS commonly executes the codes for the multiple tasks as priority based preemptive scheduler.

9. Advanced scheduling algorithms for multiprocessors and for complex distributed systems

Scheduling of periodic, sporadic and aperiodic tusks

Fixed-times scheduling

A. Preemptive scheduling

interprocessor communication, such as semaphore or message.

a lower priority task whenever the higher priority task is ready to run after receiving the pending

1. The preemption event takes place when an interrupt occurs, and just before the return from the

interrupt, there is a service call to the RTOS by the ISR. On this call to the RTOS, a token, the

preemptionEvent, is set. The context then switches to ISR.

Preemptive scheduling means higher priority task and very high-priority ISRs preempt running of

2. Each RTOS uses a system clock ticked by a SysClkIntr interrupt. The preemption event takes place

executing task continue or to preempt it to make way for the higher priority task. This event makes RTOS. On this event, RTOS takes control of the processor and checks whether it should let currently when the SysCikIntr interrupt (real-time, clock-driven, software-timer interrupt) occurs at the

Table 10.12 Important security functions

Authentication Mechanism Security Policy (Strategy) Confinement Mechanism Sharing Controlled Resource Authorization Mechanism Function Mechanism that restricts sharing of parameters to a set of processes only Rules for authorizing access to the OS, system and information. A policy For example, some resources write only for a process and some read only for Controlling read and write of the resources and parameters by user processes example is a communication system having a policy of peer-to-peer communication set of processes. External authentication mechanism for the user and a mechanism to prevent an cation (connection establishment preceding flow of data packets). application run unless the user is registered and the system administrator (suft-User or process(s) allowed using the system resources as per the security policy difficult if the user disseminates passwords or other authentication methods not appear (impersonate) like other processes. User authentication can become ware) authorised. Internal authentication for the process, and the process should A tool to change information to make it unusable by any other user or process without the appropriate key for deciphering it.

10.13 10.13.1 RTOS HE. Late

latency and fast An RTOS should qu performances. Three (i) Ratio of the su Mod S

(in CPU load

(iii) Worst-case ex CPU load is anoth sporadic task Anterrupt latens

Each task gives Task period me task execution A expects anoth task execution the CPU is 1 (are m tasks. Fi than 1. The tir when the sun priority tasks 90% time in : The CPU I

with predete the tasks tha CPU load ve task is exp is the pack When a to separatel When a A pree

(i) An (II) AF

(III) A ne

also vary.

Scanned with CamScanner

10.73.2 CF

Following are the common scheduling models used by schedulers. Rate inonotonic scheduling using 'higher rate of events occurrence first' precedence Scheduling using 'Earliest Deadline First' (EDF) precedence 10.10 | RTOS TASK-SCHEDULING MODELS Cyclic and round-robin time-slicing scheduling 1. Cooperative scheduling of ready tasks in a circular queue, It closely relates to function queue part of a cache unit gets activated that has the data necessary to execute a subset of instructions. This Cooperative scheduling with precedence constraints requirement. Hardware designers should select a processor with multi-way cache units so that only that the remaining sections in order to reduce the power dissipation and minimise the system-energy obtain greater performance during the run of a section of a program, while simultaneously disabling The software designer should enable the use of caches in a processor by an appropriate instruction, to units that are not needed during a particular software-portion execution (for example, timers or I/O units). processor (for example, eaches) when not necessary, and to keep in disconnected state those structure ■ Disable Caches Mode Yet another method is to disable use of certain structural units of the A program can be such that it reduces the brightness level of the LCD panel so that it takes less power when the system is used in fully lighted room. (A sensor senses the light level at specific An embedded system may need to run continuously, without being switched off; the system design, therefore, is constrained by the need to limit power dissipation while it is running. Total power consumption by the system in running, waiting and idle states should also be limited. A program can provide for auto switch-over of standby mode in case of the system not used within specified time interval and stop mode when the system not used for long intervals.

THE TASKS AS PERFORMANCE METRICS RTO\$ INTERRUPT LATENCY AND RESPONSE TIMES OF

10.13.1 Latency and Deadlines as Performance Metric in Scheduling Models for Periodic, Sporadic and Aperiodic Tasks

Radio of the sum of Interrupt Latencies with respect to the sum of the execution times reformances. Three performance metrics are as follows: piercy and fast context-switching latency. Different models have been proposed for measuring An RIOS should quickly and predictably respond to the event. It should have minimum interrupt

(w) Worst-case execution time with respect to mean execution time

Interrupt latencies' in various task models can be used for evaluating performance metrics. The CPU load is another way to look at the performance. Worst-case performance can be calculated for a

10.73.2 CPU Load as Performance Metric

the CPU is I (less than 100%). ask execution time when a character is received must be less than 172 µs as the maximum load of usk execution time is also 172 µs then the CPU load for this task is 1 (=100%). In this case, the A expects another character before 172 μs, i.e. task period is 172 μs for 64 kbps data rate. If the Task period means period allocated for a task. Consider In AOut B intra network Receiver port Each task gives a load to the CPU that equals the task execution time divided by the task period.

90% time in a waiting mode. Since the execution times and the task periods vary, the CPU loads can when the sum of the CPU loads equal 0.1 (10%)? It means the CPU is underutilised and spends its priority tasks so that even the lower priority tasks can run before the deadlines. What does it mean than 1. The timeouts and fixed time-limit definitions for the tasks reduce the CPU load for the higher are m tasks. For the multiple tasks, the sum of the CPU loads for all the tasks and ISRs should be less The CPU load or system load estimation in the case of multitasking is as follows: Suppose there

with predetermined periods, and the inputs are in succession without any time gap. CPU load very close to 1. An example of a periodic task is as follows. There may be inputs at a port the tasks that need to run periodically with the fixed periods can be periodic and can be done with a When a task needs to run only once then it is aperiodic (one shot) in an application. Scheduling of

s the packets from the routers in a network. The variable time gaps must be within defined limits. rask is expected to receive inputs at variable time gaps then the task schedule is sporadic. An example A preemptive scheduler must take into account three types of tasks (aperiodic, periodic and sporadic) When a task cannot be scheduled at fixed periods, its schedule is called Sporadic. For example, if a

(i) An aperiodic task needs to be preempted only once.

paratei

i) A periodic task needs to be preempted after the fixed periods and it must be executed before its

Usually, the strategy employed by the software designer is to keep the CPU load between $0.7\pm$ A sporadic task needs to be checked for preemption after a minimum time period of its occurrence. next preemption is needed.

0.25 for sporadic tasks.

Real Time Operating Systems II: Basic Functions of OS and RTOS

10.13.3 Sporadic Task Model Performance Metric

Let us consider the following parameters

 T_{total} = Total length of periods for which sporadic tasks occur

e = Total task execution time

 $T_{\rm av} = Mean$ periods between the sporadic occurrences

Worst-case execution-time performance metric, p is calculated as follows for worst case of a task Tmin = Minimum period between the sporadic occurrences

in a model $p = p_{\text{worsi}} = (e * T_{\text{total}} / T_{\text{av}}) / (e * T_{\text{total}} / T_{\text{min}}).$

sporadjæ lask burst = T_{total} / T_{min} time. It is because the average rate of occurrence of sporadic task = (T_{total} / T_{sv}) and maximum rate of

10.14 OS PERFORMANCE GUIDELINES

OS performance affects most by the following: memory management, interrupt handling and scheduling

Scanned with CamScanner

memory usage, caching, purging and finding memory leaks in the application are the operations become low or memory leaks are detected, the memory notifications are also issued. Tracking, analysing physical and cache memory. Initialising, allocating and copying of memory address spaces are the operations for the codes, data and heap (data generated while running). When memory resources Memory is an important system resource that all programs use. Memory systems mean virtual,

system performance. Performance guidelines in an OS are for efficient use of the memory in performed by OS. systems. Guideline document provides background information about the memory systems and how program uses them efficiently. Efficiency means right amount of memory is to be allocated at Each operation requires time and resources. The time requirement, therefore, affects the overall

A scheduling algorithm selects the process at given instance, which executes in given scheduling

scheme. Overall performance maximises the function of the OS scheduler. usages). An understanding of the hardware, operating system and application is required Performance tuning means to optimise the real-time system performance (CPU and Memory

0.15 MIDDLEWARE: MEANING AND EXAMPLES

Middleware means the following:


- 2. Software layer between applications and OS on each node in a distributed computing system in 1. Software which provides the services other than available to an application using the OS
- 3. Software which enables an application to communicate between two systems consisting
- 4, Software for data communication and management in the distributed computing system

DESIGN CYCIE

The life cycle is referred as models. A typical simple product contains 5 phases-

- Requirement analysis
- Design
- Development and test
- Deployment
- Maintenance

The embedded product life cycle model contains phases as follows-



i) Need:

The embedded product is an output of 'Need" from an individual/ public/ company. Based on the need a proposal is prepared, reviewed by seniors, approved and then the product goes to product development team. The types of need could be as follows

- New or custom product development: Need for product which does not exist or as a competitor for an existing product.
- Product re-engineering: The market is dynamic and competitive. Therefore there is always a need of making changes in an existing product design and launching its new version. Product re-engineering includes Product maintenance (technical support to end user), Corrective maintenance (corrective action following a failure) and Preventive maintenance (scheduled maintenance to avoid failure)

ii) Conceptualization:

It is a product development phase which begins after approval. In this stage the following tasks are performed:

- Feasibility study: It is the careful examination of need and it suggests solutions to build product.
- Cost Benefit analysis: This analysis involves identifying total development cost and profits expected.
- Product scope: This means knowing what is in the scope and not in the scope for the product.
- Planning activities: This covers various plans required for product development.

iii) Analysis:

This stage starts after the conceptualization phase is approved by the client. It concentrates on developing functional model of product. The product is defined in detail with respect to input, process and output. This stage determines the function performed by product.

- Analysis and documentation: This phase analyzes business needs and purpose of product. It also addresses various functional aspects and quality attributes.
- Interface definition and documentation: This defines interface between product and other parts of systems.
- Defining Test plan and procedure: This defines the tests to be performed and what should be included in the test. Some tests that are carried out are- Unit testing (unit/ module level), Integration testing (Integrating each module), System testing (functional aspects) and User acceptance testing (meeting all requirements).

iv) Design:

The entire design of product as per requirements is done in this phase.

v) Development and testing:

This phase transforms design into realizable product.

vi) Deployment:

Deployment is nothing but launching first fully functional model of product. It includes some important tasks as follows-

- Notification of product deployment: Launching ceremony details to stake holders and public.
- · Execution of training plan: Train the end user.
- · Product installation: Install product to ensure it is fully functional.
- Product Post implementation review: To determine success of product.

vii) Support:

Support means operation and maintenance of product in product environment. The activities are-

- To set up a dedicated support wing
- · To identify bugs and areas of improvement.

viii) Upgrade:

It is necessary to upgrade the product already present in market. Upgrades deals with feature enhancement, bug fixes, etc.

ix) Retirement/ Disposal:

The product is declared as obsolete and is discontinued from market due to revolutionary technology changes.

Embedded system Design issues and code design issues:

Design Requirement:

Embedded system must satisfy the following:

- . Real time operation reactive to external events.
- 2. conform to size and weight limits.
- 3. Budget power and cooling consumption.
- 4. Satisfy safety and reliability requirements.
- 5. Meet tight cost targets

Real time reactive operation:

Real time operation:

correctness of the computation depends on the time at which it is delivered.

system design must also consider worst case performance.

on complicated architecture predicting worst-case

serformance is difficult.

example of Real time operation are signal processing and mission critical systemy.

Reactive operation:

Software executed in response to an external event.

These events can either be periodic or aperiodic.

periodic events results with guarteed performance whereas aperiodic events may end up with worst case situation.

posign challenge:

worst case design analysis
Embedded computers are physically located within

antifacts.

The form factors are

- pitated by aesthetis
- Existing in pre electronic versions.

weight is considered as a major factor in transportation and portable systems.

For example the mission critical system has much more stringent size and weight requirements than the others because of its use in a flight verhicle.

small size and low weight:

pesign challenge:

Non-rectangular, non-planar geometries.

packaging and integration of digital, analog, and rower circuits to reduce size.

safe and reliable:

Embedded System failures may result in severe alamages.

For example in mission-critical applications such as aircraft
flight control, embedded system failures may result in following:

· severe personal injury.

- equipment damage.

Embodded systems that fails cannot tolerate the added cost of redundancy in hardware or processing capacity needed for traditional pault tolerance techniques.

Design challenge:

Accurate thermal modeling.

perating components differently for each design, depending on operating environment.

cost sensitivity:

cost is one of the issue in developing a system. A little charge in cost affects the manufacturing quartity of the system.

pesign challenge:

variable: design margin" to permit trade-off between product tobustness and aggressive cost optimization.

System level requirements:

To be competitive in market designer should consider the following:

1. End-Product retility

2- System safety & reliability

3-controlling physical systems

4. Power management.

End-Product utility:

Embeddled products are typically sold on the basis of capabilities, features, and system cost.

Embedded system mechanisms and their respondented The are largely defined by the application.

software is used to coordinate the mechanisms and define their functionality.

Finally, computer hardware is made available of infrastructure to execute the software and interface it to the external world.

system safety & reliability:

mechanical safety backups are activated when the computer system loses control.

A 5:9900 and more difficult issue at the system level is software safety and reliability.

A set of unexpected circumstances can cause software failures leading to unsafe situations.

Design challenge:

Reliable software.

cheap, available systems using unreliable components.

Electronic VS-non-electronic design tradeoffs.

controlling physical systems:

Embodoling a computer to interpact with the environment by monitoring and controlling outernal machinery.

For this, analog inputs and outputs must be transformed to and from aligital signal levels.

significant need to operate motors, light fixtures, and other actuators.

dominated by non-digital components.

"Smart" sensors and actuators (that contain their own analog interface), powers switches, and small apus) may be used to off-load interface hardware from the contral embedded computer.

nower management:

need for power management to either minimize

took production or conserve buttery powers.

with evalution of laptops, significantly dower power is needed in order to run from inouponsive tauthering for to down in some applications and up to 5 years in others. resign challenge:

ultra-tow power design for long-term battery operation. component acquistion:

Embedded system are more application driven than a wical technology-driven desetop computer design.

There may be more Leoway in component selection. component acquistion costs can be taken into account when optimizing system life-cycle cost.

For example, the cost of a component generally decrease with quantity, so design alecis ions for multiple algisty should be coordinated to share common components to the terefit of all.

Long-torn component availability:

This redesion night need to take place even if the system is no longer in production, depending on the availability of a replacement system.

This problem is a significant concern on the Distributed example system.

sesion challenge:

cost-effectively update old designs to incorporate new components.

- I come out account their longs Ose of score and legio Analysis for egister had an atout SCOPE ! Stope of embedded system in the Extracers times, Embedded Alm has yound tenmediate application to releasementaling defense frubruments, statistad holosom. consumer electronies, electronic pagande, and Amount and industry COCKE ES works by Incorporating a sugged motherhoard foto an Industrial enclosure with associated 210 anda Embedded Od Slew to fulfill a funtion for a embedded onvisorment

Scanned with CamScanner

combinational logic to establish an electric Other "Dest Zero ("D") to describer blocks in digital design tembination Logic uses those bits on dend on greene data within embedded systems Logic gates are the physical devices the mable proceeding of many is and or coldware testing .-Embedded so Testing is testing to nagys. Embadded Slw Jestung

13 Strillan to Ethica teating typics. We embedded also to soured ter their peritones, tourserry and validated on for the exequirements of the offens or the ske development Tom Typesof him: Acceptance testing Proaling signature analysis Pralog verlification putgranted often Inspection nuteriated x-say inspection Putomatic test equipment.

Scanned with CamScanner

VALLUVAR COLLEGE OF SCIENCE AND MANAGEMENT, KARUR DEPARTMENT OF COMPUTER SCIENCE AND APPLICATIONS

EMBEDDED SYSTEMS

SUB.CODE: P16CSE2A CLASS:I-M.Sc.,(CS)

UNIT-I

- 2 MARK:
- 1.Define system.
- 2. Define Embedded systems.
- 3. What are the essential units of processor?
- 4. List out the types of the processor.
- 5. What is microprocessor?
- 6. What is microcontroller?
- 7. Define ROM image.
- 8. List out the types of language processors.
- 9. Define ISR.
- 10. Define RTOS.
- 11. List out any five structural units in a processor.
- 12. What is memory and list out its type?
- 13. Define RAM.
- 14. Define ROM.
- 15. List out the types of ROM.
- 16. What is serial access memory?
- 17. What is direct access memory?
- 18. Define cache memory.
- 19. What is virtual memory?
- 20.List out the design parameters to select the appropriate memory type.

- 21. What are all the needs to be factored during processor selection for an embedded system? 5 MARK: 22) List out and explain the classification of embedded systems. 23) Discuss about DSP and ASSP. 24) Explain about the software in high level languages. 25) List out and explain the software tools in designing of embedded systems. 26) Briefly explain about the structural units in a processor. 27) How to select processor for embedded systems? 28) How to select memory for embedded systems? 10 MARK: 29) Explain about i) Final machine implementable software for a product ii)Software in processor specific assembly language. 30) Explain about the memory devices. 31) Elaborate in detail about the allocation of memory to program segments and blocks and memory map of a system. **UNIT-II** 2 MARK: 1.Define ISR.
- 2. What is context in embedded system?
- 3. What is context switching in embedded system?
- 4. Define interrupt latency.
- 5. What is interrupt service deadline?
- 6. what are the criteria by which appropriate programming language is chosen for embedded system of a given system?
- 7. what is the most important feature in C that makes it popular for an embedded system?
- 8. What is the advantage of polymorphism, when programming using C++?
- 9. What is a preprocessor directive?
- 10. Differentiate macros and functions.

- 11. Define data structure.
- 12. What is array?

- 13) Briefly explain interrupt servicing mechanisms.
- 14) Explain about the context and periods for context switching.
- 15) Briefly explain about the assembly language programming and high level programming.
- 16) List out the program elements and its uses.
- 17) List out and explain the include directive for the inclusion of files.
- 18) Explain about the loops and conditions.
- 19) Explain the concept of table and hash table.
- 20) Explain in detail about the function pointers and function queues.
- 21) What is function calls and explain its usage.

10 MARK:

- 22) Explain in detail about the data structures with neat diagram.
- 23) What is object oriented programming and write the advantages and disadvantages of C++ and java.

UNIT-III

- 1. What is software analysis?
- 2. What is data-flow?
- 3. What is CDFG?
- 4. Define software implementation.
- 5. What is the benefit of the FSM?
- 6. Define petri nets.
- 7. What is state transition function?
- 8. Define petri table.
- 9. What is multiprocessor system?

- 5 MARK:
- 10) Briefly explain about the DFG model.
- 11) Write java program elements and explain its usage.
- 12) Briefly explain the CDFG model.
- 13) Explain about the state machine programming model and give some examples.
- 14) Explain about synchronous data flow model.
- 15) Differentiate between Functions, ISR, Tasks.
- 16) What is meant by a pipe? How does a pipe differ from queue?
- 10 MARK:
- 17) Explain in detail about the program models with an example.
- 18) Discuss about the modeling of multi processor system.
- 19) Explain with one example each, APEG,SDFG,HSDFG

UNIT-IV

- 1. What is meant by RTOS?
- 2.what is the role of RTOS in Embedded Systems?
- 3 Advantages of RTOS in Embedded Systems?
- 4. What are the common OS services?
- 6. What are the Example for RTOS?
- 7. What are the two types of RTOS?
- 8. what are the Hard and soft real time systems?
- 9. What are the interrupt in RTOS?
- 10. What is interrupt routine in RTOS?
- 11. What is RTOS task scheduling?
- 12. what are the algorithm used in scheduling?
- 13. what are the two types of task scheduling?

- 14. what is interrupt latency in RTOS?
- 15. What is interrupt response time?
- 16. How does a preemptive scheduling works?
- 17. How does a non preemptive scheduling works?
- 18. Define performance metrics in RTOS?
- 19. What are the characteristics of RTOS?

- 20) Briefly explain I/O system in RTOS.
- 21) List out and explain the RTOS services.
- 22) Explain about the preemptive scheduling.
- 23) Discuss about the scheduling of periodic, sporadic and aperiodic tasks.
- 24) Briefly explain the advanced scheduling algorithms using the problabistic petri nets.
- 10 MARK:
- 25) Explain in detail about the OS services in embedded systems.
- 26) Explain in detail about the interrupt routines in RTOS environment and handling of interrupt source calls.
- 27) How to design an embedded system using RTOS.
- 28) List out and explain the following scheduling models i) Cooperative scheduling model
- ii) Cooperative scheduling with precedence constraints iii) Cyclic and round robin scheduling

UNIT-V

- 1) What are the approaches for the embedded system?
- 2) What are the components of the embedded system project management?
- 3) What is meant by embedded system design?
- 4) Explain codesign issues?
- 5) What is embedded system design process?
- 6) What is design metrics in embedded system?

- 7) What is the Design Cycle?
- 8) What is target system in embedded system?
- 9) What is a logic analyzer used for?
- 10) What are the Hardware–Software Codesign?
- 11) What is the phase representation in design cycle?
- 12) what is the use of software tools for development in embedded system?
- 13) What are the softwares used in embedded system?
- 14) What is the scope of embedded system?
- 15) What is the use of logic analyzer in embedded system?
- 16) What are the categories of a logical analyzer?
- 17) What are the core processors for project management in embedded system?
- 18) Define co-design.
- 19) Define co-design activities.
- 20) What is embedded hardware testing?
- 5 MARK:
- 21) How embedded system works in project management?
- 22) Explain about the design cycle.
- 23) List out and explain the uses of target system.
- 24) What are all the issues in embedded system design? and explain it.
- 10 MARK:
- 25) Elaborate in detail about embedded system design and codesign issues.
- 26) Discuss the uses of software tools for development.
- 27) Explain the uses of scope and logic analysis for system hardware tests.

VALLUVAR COLLEGE OF SCIENCE AND MANAGEMENT, KARUR DEPARTMENT OF COMPUTER SCIENCE AND APPLICATIONS

EMBEDDED SYSTEMS

SUB.CODE: P16CSE2A CLASS:I-M.Sc.,(CS)

UNIT-I

- 2 MARK:
- 1.Define system.
- 2. Define Embedded systems.
- 3. What are the essential units of processor?
- 4. List out the types of the processor.
- 5. What is microprocessor?
- 6. What is microcontroller?
- 7. Define ROM image.
- 8. List out the types of language processors.
- 9. Define ISR.
- 10. Define RTOS.
- 11. List out any five structural units in a processor.
- 12. What is memory and list out its type?
- 13. Define RAM.
- 14. Define ROM.
- 15. List out the types of ROM.
- 16. What is serial access memory?
- 17. What is direct access memory?
- 18. Define cache memory.
- 19. What is virtual memory?
- 20.List out the design parameters to select the appropriate memory type.

21. What are all the needs to be factored during processor selection for an embedded system? 5 MARK: 22) List out and explain the classification of embedded systems. 23) Discuss about DSP and ASSP. 24) Explain about the software in high level languages. 25) List out and explain the software tools in designing of embedded systems. 26) Briefly explain about the structural units in a processor. 27) How to select processor for embedded systems? 28) How to select memory for embedded systems? **10 MARK:** 29) Explain about i) Final machine implementable software for a product ii)Software in processor specific assembly language. 30) Explain about the memory devices. 31) Elaborate in detail about the allocation of memory to program segments and blocks and memory map of a system.

UNIT-II

- 1.Define ISR.
- 2. What is context in embedded system?
- 3. What is context switching in embedded system?
- 4. Define interrupt latency.
- 5. What is interrupt service deadline?
- 6. what are the criteria by which appropriate programming language is chosen for embedded system of a given system?
- 7. what is the most important feature in C that makes it popular for an embedded system?
- 8. What is the advantage of polymorphism, when programming using C++?
- 9. What is a preprocessor directive?
- 10. Differentiate macros and functions.

- 11. Define data structure.
- 12. What is array?

- 13) Briefly explain interrupt servicing mechanisms.
- 14) Explain about the context and periods for context switching.
- 15) Briefly explain about the assembly language programming and high level programming.
- 16) List out the program elements and its uses.
- 17) List out and explain the include directive for the inclusion of files.
- 18) Explain about the loops and conditions.
- 19) Explain the concept of table and hash table.
- 20) Explain in detail about the function pointers and function queues.
- 21) What is function calls and explain its usage.

10 MARK:

- 22) Explain in detail about the data structures with neat diagram.
- 23) What is object oriented programming and write the advantages and disadvantages of C++ and java.

UNIT-III

- 1. What is software analysis?
- 2. What is data-flow?
- 3. What is CDFG?
- 4. Define software implementation.
- 5. What is the benefit of the FSM?
- 6. Define petri nets.
- 7. What is state transition function?
- 8. Define petri table.
- 9. What is multiprocessor system?

- 5 MARK:
- 10) Briefly explain about the DFG model.
- 11) Write java program elements and explain its usage.
- 12) Briefly explain the CDFG model.
- 13) Explain about the state machine programming model and give some examples.
- 14) Explain about synchronous data flow model.
- 15) Differentiate between Functions, ISR, Tasks.
- 16) What is meant by a pipe? How does a pipe differ from queue?
- 10 MARK:
- 17) Explain in detail about the program models with an example.
- 18) Discuss about the modeling of multi processor system.
- 19) Explain with one example each, APEG,SDFG,HSDFG

UNIT-IV

- 1. What is meant by RTOS?
- 2.what is the role of RTOS in Embedded Systems?
- 3 Advantages of RTOS in Embedded Systems?
- 4. What are the common OS services?
- 6. What are the Example for RTOS?
- 7. What are the two types of RTOS?
- 8.what are the Hard and soft real time systems?
- 9. What are the interrupt in RTOS?
- 10. What is interrupt routine in RTOS?
- 11. What is RTOS task scheduling?
- 12. what are the algorithm used in scheduling?
- 13. what are the two types of task scheduling?

- 14.what is interrupt latency in RTOS?
- 15. What is interrupt response time?
- 16. How does a preemptive scheduling works?
- 17. How does a non preemptive scheduling works?
- 18. Define performance metrics in RTOS?
- 19. What are the characteristics of RTOS?

- 20) Briefly explain I/O system in RTOS.
- 21) List out and explain the RTOS services.
- 22) Explain about the preemptive scheduling.
- 23) Discuss about the scheduling of periodic, sporadic and aperiodic tasks.
- 24) Briefly explain the advanced scheduling algorithms using the problabistic petri nets.
- **10 MARK:**
- 25) Explain in detail about the OS services in embedded systems.
- 26) Explain in detail about the interrupt routines in RTOS environment and handling of interrupt source calls.
- 27) How to design an embedded system using RTOS.
- 28) List out and explain the following scheduling models i) Cooperative scheduling model
- ii) Cooperative scheduling with precedence constraints iii) Cyclic and round robin scheduling

UNIT-V

- 1) What are the approaches for the embedded system?
- 2) What are the components of the embedded system project management?
- 3) What is meant by embedded system design?
- 4) Explain codesign issues?
- 5) What is embedded system design process?
- 6) What is design metrics in embedded system?

- 7) What is the Design Cycle?
- 8) What is target system in embedded system?
- 9) What is a logic analyzer used for?
- 10) What are the Hardware–Software Codesign?
- 11) What is the phase representation in design cycle?
- 12) what is the use of software tools for development in embedded system?
- 13) What are the softwares used in embedded system?
- 14) What is the scope of embedded system?
- 15) What is the use of logic analyzer in embedded system?
- 16) What are the categories of a logical analyzer?
- 17) What are the core processors for project management in embedded system?
- 18) Define co-design.
- 19) Define co-design activities.
- 20) What is embedded hardware testing?
- 5 MARK:
- 21) How embedded system works in project management?
- 22) Explain about the design cycle.
- 23) List out and explain the uses of target system.
- 24) What are all the issues in embedded system design? and explain it.
- 10 MARK:
- 25) Elaborate in detail about embedded system design and codesign issues.
- 26) Discuss the uses of software tools for development.
- 27) Explain the uses of scope and logic analysis for system hardware tests.